{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T15:35:37Z","timestamp":1759937737459,"version":"3.37.3"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001700","name":"Ministry of Education, Culture, Sports, Science and Technology (MEXT)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006264","name":"RIKEN","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006264","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,2,20]]},"DOI":"10.1109\/isscc42614.2022.9731627","type":"proceedings-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T20:48:08Z","timestamp":1647550088000},"page":"352-354","source":"Crossref","is-referenced-by-count":6,"title":["A64FX: 52-Core Processor Designed for the 442PetaFLOPS Supercomputer Fugaku"],"prefix":"10.1109","author":[{"given":"Shuji","family":"Yamamura","sequence":"first","affiliation":[{"name":"Fujitsu,Kawasaki,Japan"}]},{"given":"Yasunobu","family":"Akizuki","sequence":"additional","affiliation":[{"name":"Fujitsu,Kawasaki,Japan"}]},{"given":"Hideyuki","family":"Sekiguchi","sequence":"additional","affiliation":[{"name":"Fujitsu,Kawasaki,Japan"}]},{"given":"Takumi","family":"Maruyama","sequence":"additional","affiliation":[{"name":"Fujitsu,Kawasaki,Japan"}]},{"given":"Tsutomu","family":"Sano","sequence":"additional","affiliation":[{"name":"Fujitsu,Kawasaki,Japan"}]},{"given":"Hiroyuki","family":"Miyazaki","sequence":"additional","affiliation":[{"name":"Fujitsu,Kawasaki,Japan"}]},{"given":"Toshio","family":"Yoshida","sequence":"additional","affiliation":[{"name":"Fujitsu,Kawasaki,Japan"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Fujitsu High Performance CPU for the Post-K Computer","volume":"30","author":"yoshida","year":"2018","journal-title":"Hot Chips"},{"key":"ref3","article-title":"The Tofu Interconnect D","author":"ajima","year":"0","journal-title":"IEEE Int Conf on Cluster Computing"},{"year":"0","key":"ref6"},{"journal-title":"The Scalable Vector Extension (SVE)","year":"0","key":"ref5"},{"journal-title":"Top 500","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC48613.2020.9336127"}],"event":{"name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","start":{"date-parts":[[2022,2,20]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2022,2,26]]}},"container-title":["2022 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9731529\/9731102\/09731627.pdf?arnumber=9731627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,10]],"date-time":"2022-06-10T21:16:58Z","timestamp":1654895818000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9731627\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,20]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc42614.2022.9731627","relation":{},"subject":[],"published":{"date-parts":[[2022,2,20]]}}}