{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:32:34Z","timestamp":1772645554425,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,2,20]]},"DOI":"10.1109\/isscc42614.2022.9731630","type":"proceedings-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T16:48:08Z","timestamp":1647535688000},"page":"200-202","source":"Crossref","is-referenced-by-count":11,"title":["A 256-Channel Actively-Multiplexed \u00b5ECoG Implant with Column-Parallel Incremental $\\Delta\\Sigma$ ADCs Employing Bulk-DACs in 22-nm FDSOI Technology"],"prefix":"10.1109","author":[{"given":"Xiaohua","family":"Huang","sequence":"first","affiliation":[{"name":"imec,Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Horacio","family":"Londo\u00f1o-Ram\u00edrez","sequence":"additional","affiliation":[{"name":"imec,Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Ballini","sequence":"additional","affiliation":[{"name":"imec,Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Van Hoof","sequence":"additional","affiliation":[{"name":"imec,Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Genoe","sequence":"additional","affiliation":[{"name":"imec,Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Haesler","sequence":"additional","affiliation":[{"name":"imec,Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georges","family":"Gielen","sequence":"additional","affiliation":[{"name":"imec,Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nick","family":"Van Helleputte","sequence":"additional","affiliation":[{"name":"imec,Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carolina Mora","family":"Lopez","sequence":"additional","affiliation":[{"name":"imec,Leuven,Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/scitranslmed.aay4682"},{"key":"ref3","first-page":"344","article-title":"A Minimally Invasive 64-Channel Wireless µECoG Implant","volume":"50","author":"muller","year":"2015","journal-title":"IEEE JSSC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3111257"},{"key":"ref6","first-page":"319","article-title":"A 0.0023 mm2\/ch. Delta-Encoded, Time-Division Multiplexed Mixed-Signal ECoG Recording Architecture With Stimulus Artifact Suppression","volume":"14","author":"uehlin","year":"2020","journal-title":"IEEE TBCAS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/mi9100477"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2933951"},{"key":"ref7","first-page":"48c","article-title":"An Implantable 700µW 64-Channel Neuromodulation IC for Simultaneous Recording and Stimulation with Rapid Artifact Recovery","author":"johnson","year":"2017","journal-title":"IEEE VLSI"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.clinph.2015.06.002"},{"key":"ref9","first-page":"1","article-title":"A 77-dB DR 16-Ch 2nd-order $\\Delta-\\Delta\\Sigma$ Neural Recording Chip with 0.0077mm2\/Ch","author":"wang","year":"2021","journal-title":"IEEE VLSI"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neuron.2015.03.037"}],"event":{"name":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2022,2,20]]},"end":{"date-parts":[[2022,2,26]]}},"container-title":["2022 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9731529\/9731102\/09731630.pdf?arnumber=9731630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T13:17:35Z","timestamp":1701436655000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9731630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,20]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isscc42614.2022.9731630","relation":{},"subject":[],"published":{"date-parts":[[2022,2,20]]}}}