{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:10:55Z","timestamp":1772644255383,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006410","name":"Analog Devices","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006410","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,2,20]]},"DOI":"10.1109\/isscc42614.2022.9731649","type":"proceedings-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T20:48:08Z","timestamp":1647550088000},"page":"292-294","source":"Crossref","is-referenced-by-count":14,"title":["A 65nm CMOS, 3.5-to-11GHz, Less-Than-1.45LSB-INL<sub>pp<\/sub>, 7b Twin Phase Interpolator with a Wideband, Low-Noise Delta Quadrature Delay-Locked Loop for High-Speed Data Links"],"prefix":"10.1109","author":[{"given":"Zhaowen","family":"Wang","sequence":"first","affiliation":[{"name":"Columbia University,New York,NY"}]},{"given":"Peter R.","family":"Kinget","sequence":"additional","affiliation":[{"name":"Columbia University,New York,NY"}]}],"member":"263","reference":[{"key":"ref4","first-page":"186","article-title":"1A High-Accuracy Multi-Phase Injection-Locked 8-Phase 7GHz Clock Generator in 65nm with 7b Phase Interpolators for High-Speed Data Links","author":"wang","year":"2021","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310348"},{"key":"ref6","first-page":"404","article-title":"A 4-to-11 GHz injection-locked quarter-rate clocking for an adaptive 153fJ\/b optical receiver in 28nm FDSOI CMOS","author":"raj","year":"2015","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662292"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365840"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662495"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702742"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196313"}],"event":{"name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2022,2,20]]},"end":{"date-parts":[[2022,2,26]]}},"container-title":["2022 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9731529\/9731102\/09731649.pdf?arnumber=9731649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,10]],"date-time":"2022-06-10T21:17:20Z","timestamp":1654895840000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9731649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,20]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc42614.2022.9731649","relation":{},"subject":[],"published":{"date-parts":[[2022,2,20]]}}}