{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:31:49Z","timestamp":1781886709906,"version":"3.54.5"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,2,20]]},"DOI":"10.1109\/isscc42614.2022.9731728","type":"proceedings-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T20:48:08Z","timestamp":1647550088000},"page":"1-3","source":"Crossref","is-referenced-by-count":48,"title":["A 174\u03bcVRMS Input Noise, 1 GS\/s Comparator in 22nm FDSOI with a Dynamic-Bias Preamplifier Using Tail Charge Pump and Capacitive Neutralization Across the Latch"],"prefix":"10.1109","author":[{"given":"Harijot Singh","family":"Bindra","sequence":"first","affiliation":[{"name":"University of Twente,Enschede,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeroen","family":"Ponte","sequence":"additional","affiliation":[{"name":"University of Twente,Enschede,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bram","family":"Nauta","sequence":"additional","affiliation":[{"name":"University of Twente,Enschede,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"314","article-title":"A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time","author":"schinkel","year":"2007","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960485"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902790"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822823"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061032"},{"key":"ref7","first-page":"328","article-title":"A 65nm CMOS Comparator with Modified Latch to Achieve 7GHz\/1.3mW at 1.2V and 700MHz\/47?W at 0.6V","author":"goll","year":"2009","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820147"},{"key":"ref9","first-page":"835","author":"gray","year":"2009","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref1","first-page":"1007","article-title":"A 10-bit Charge-Redistribution ADC Consuming 1.9 ?W at 1 MS\/s","volume":"45","author":"van elzakker","year":"2010","journal-title":"IEEE JSSC"}],"event":{"name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2022,2,20]]},"end":{"date-parts":[[2022,2,26]]}},"container-title":["2022 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9731529\/9731102\/09731728.pdf?arnumber=9731728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,16]],"date-time":"2023-03-16T17:26:53Z","timestamp":1678987613000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9731728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,20]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isscc42614.2022.9731728","relation":{},"subject":[],"published":{"date-parts":[[2022,2,20]]}}}