{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:15Z","timestamp":1772725575791,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,2,20]]},"DOI":"10.1109\/isscc42614.2022.9731739","type":"proceedings-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T20:48:08Z","timestamp":1647550088000},"page":"1-3","source":"Crossref","is-referenced-by-count":14,"title":["An 8.3-to-18Gbps Reconfigurable SCA-Resistant\/Dual-Core\/Blind-Bulk AES Engine in Intel 4 CMOS"],"prefix":"10.1109","author":[{"given":"Raghavan","family":"Kumar","sequence":"first","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Vikram B.","family":"Suresh","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Mark A.","family":"Anders","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Steven K.","family":"Hsu","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Vivek K.","family":"De","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Sanu K.","family":"Mathew","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68914-0_27"},{"key":"ref3","first-page":"945","article-title":"A 4900?m2 839-Mb\/s Side-Channel Attack-Resistant AES-128 in 14nm CMOS with Heterogeneous Sboxes, Linear Masked MixColumns, and Dual-Rail Key Addition","volume":"55","author":"kumar","year":"2020","journal-title":"IEEE JSSC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30564-4_5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492345"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062997"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365978"}],"event":{"name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2022,2,20]]},"end":{"date-parts":[[2022,2,26]]}},"container-title":["2022 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9731529\/9731102\/09731739.pdf?arnumber=9731739","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,15]],"date-time":"2022-06-15T20:11:36Z","timestamp":1655323896000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9731739\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,20]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc42614.2022.9731739","relation":{},"subject":[],"published":{"date-parts":[[2022,2,20]]}}}