{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T17:10:04Z","timestamp":1781370604201,"version":"3.54.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-2008906"],"award-info":[{"award-number":["CCF-2008906"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,2,20]]},"DOI":"10.1109\/isscc42614.2022.9731757","type":"proceedings-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T20:48:08Z","timestamp":1647550088000},"page":"1-3","source":"Crossref","is-referenced-by-count":23,"title":["A 65nm Systolic Neural CPU Processor for Combined Deep Learning and General-Purpose Computing with 95% PE Utilization, High Data Locality and Enhanced End-to-End Performance"],"prefix":"10.1109","author":[{"given":"Yuhao","family":"Ju","sequence":"first","affiliation":[{"name":"Northwestern University,Evanston,IL"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie","family":"Gu","sequence":"additional","affiliation":[{"name":"Northwestern University,Evanston,IL"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3424669"},{"key":"ref6","first-page":"1097","article-title":"NCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low Power Devices for Real-time End-to-End Performance","author":"jia","year":"2020","journal-title":"Micro"},{"key":"ref5","first-page":"34","article-title":"A 16nm 25mm2 SoC with a 54.5x flexibility-efficiency range from dual-core ArmCortex-A53 to eFPGA and cache-coherent accelerators","author":"whatmough","year":"0","journal-title":"IEEE Symp VLSI Tech"},{"key":"ref2","first-page":"46","article-title":"A cm-Scale Self-Powered Intelligent and Secure loT Edge Mote Featuring an Ultra-Low-Power SoC in 14nm Tri-Gate CMOS","author":"karnik","year":"2018","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"}],"event":{"name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2022,2,20]]},"end":{"date-parts":[[2022,2,26]]}},"container-title":["2022 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9731529\/9731102\/09731757.pdf?arnumber=9731757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,10]],"date-time":"2022-06-10T21:17:16Z","timestamp":1654895836000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9731757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,20]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc42614.2022.9731757","relation":{},"subject":[],"published":{"date-parts":[[2022,2,20]]}}}