{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:45:34Z","timestamp":1774716334967,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program","doi-asserted-by":"publisher","award":["2018YFB2202600"],"award-info":[{"award-number":["2018YFB2202600"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["U19B2041,61774094"],"award-info":[{"award-number":["U19B2041,61774094"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012401","name":"Beijing S&T Project","doi-asserted-by":"publisher","award":["Z19110007519016"],"award-info":[{"award-number":["Z19110007519016"]}],"id":[{"id":"10.13039\/501100012401","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012282","name":"Beijing Innovation Center for Future Chip","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012282","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,2,20]]},"DOI":"10.1109\/isscc42614.2022.9731762","type":"proceedings-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T20:48:08Z","timestamp":1647550088000},"page":"1-3","source":"Crossref","is-referenced-by-count":115,"title":["A 28nm 29.2TFLOPS\/W BF16 and 36.5TOPS\/W INT8 Reconfigurable Digital CIM Processor with Unified FP\/INT Pipeline and Bitwise In-Memory Booth Multiplication for Cloud Deep Learning Acceleration"],"prefix":"10.1109","author":[{"given":"Fengbin","family":"Tu","sequence":"first","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Yiqi","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Zihan","family":"Wu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Ling","family":"Liang","sequence":"additional","affiliation":[{"name":"University of California,Santa Barbara,CA"}]},{"given":"Yufei","family":"Ding","sequence":"additional","affiliation":[{"name":"University of California,Santa Barbara,CA"}]},{"given":"Bongjin","family":"Kim","sequence":"additional","affiliation":[{"name":"University of California,Santa Barbara,CA"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"University of California,Santa Barbara,CA"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492476"},{"key":"ref3","first-page":"252","article-title":"An 89TOPS\/W and 16.3TOPS\/mm2All-Digital SRAM-Based Full-Precision Compute-In-Memory Macro in 22nm for Machine-Learning Edge Applications","author":"chih","year":"2021","journal-title":"ISSCC"},{"key":"ref5","first-page":"148","article-title":"A 40nm 4.81 TFLOPS\/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree","author":"park","year":"2021","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365791"},{"key":"ref1","first-page":"238","article-title":"A 2.75-to-75.9TOPS\/W Computing-in-Memory NN Processor Supporting Set-Associate Block-Wise Zero Skipping and Ping-Pong CIM with Simultaneous Computation and Weight Updating","author":"yue","year":"2021","journal-title":"ISSCC"}],"event":{"name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2022,2,20]]},"end":{"date-parts":[[2022,2,26]]}},"container-title":["2022 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9731529\/9731102\/09731762.pdf?arnumber=9731762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,15]],"date-time":"2022-06-15T20:11:43Z","timestamp":1655323903000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9731762\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,20]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc42614.2022.9731762","relation":{},"subject":[],"published":{"date-parts":[[2022,2,20]]}}}