{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T16:21:14Z","timestamp":1781281274127,"version":"3.54.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,19]]},"DOI":"10.1109\/isscc42615.2023.10067315","type":"proceedings-article","created":{"date-parts":[[2023,3,23]],"date-time":"2023-03-23T17:38:07Z","timestamp":1679593087000},"page":"182-184","source":"Crossref","is-referenced-by-count":36,"title":["11.1 A Scalable Heterogeneous Integrated Two-Stage Vertical Power-Delivery Architecture for High-Performance Computing"],"prefix":"10.1109","author":[{"given":"Casey","family":"Hardy","sequence":"first","affiliation":[{"name":"University of California,San Diego,CA,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hieu","family":"Pham","sequence":"additional","affiliation":[{"name":"University of California,San Diego,CA,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohamed Mehdi","family":"Jatlaoui","sequence":"additional","affiliation":[{"name":"Murata,Caen,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frederic","family":"Voiron","sequence":"additional","affiliation":[{"name":"Murata,Caen,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianshi","family":"Xie","sequence":"additional","affiliation":[{"name":"University of California,San Diego,CA,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Po-Han","family":"Chen","sequence":"additional","affiliation":[{"name":"University of California,San Diego,CA,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saket","family":"Jha","sequence":"additional","affiliation":[{"name":"University of California,San Diego,CA,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Patrick","family":"Mercier","sequence":"additional","affiliation":[{"name":"University of California,San Diego,CA,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanh-Phuc","family":"Le","sequence":"additional","affiliation":[{"name":"University of California,San Diego,CA,United States"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"LTC3636 Datasheet: Dual Channel 6A, 20V Monolithic Synchronous Step-Down Regulator","volume-title":"Rev. D","author":"Devices","year":"2021"},{"key":"ref2","first-page":"432","article-title":"FIVR-Fully integrated voltage regulators on 4th generation Intal\u00ae Core\u2122 SoCs","author":"Burton","year":"2014","journal-title":"IEEE APEC 2014"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231315"},{"key":"ref4","first-page":"46","article-title":"2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns\/mm Latency, 3Tb\/s\/mm2 Inter-Chiplet Interconnects and 156mW\/mm2 @ 82%-Peak-Efficiency DC-DC Converters","author":"Vivet","year":"2020","journal-title":"ISSCC"},{"key":"ref5","first-page":"190","article-title":"A Direct 12V\/24V-to-1V 3W 91.2%-Efficiency Tri-State DSD Power Converter with Online VCF Rebalancing and In-Situ Precharge Rate Regulation","author":"Wei","year":"2020","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2755683"}],"event":{"name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,2,19]]},"end":{"date-parts":[[2023,2,23]]}},"container-title":["2023 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10067248\/10067251\/10067315.pdf?arnumber=10067315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T04:43:17Z","timestamp":1709440997000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10067315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,19]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc42615.2023.10067315","relation":{},"subject":[],"published":{"date-parts":[[2023,2,19]]}}}