{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T16:16:34Z","timestamp":1781021794602,"version":"3.54.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,19]]},"DOI":"10.1109\/isscc42615.2023.10067422","type":"proceedings-article","created":{"date-parts":[[2023,3,23]],"date-time":"2023-03-23T17:38:07Z","timestamp":1679593087000},"page":"260-262","source":"Crossref","is-referenced-by-count":46,"title":["16.7 A 40-310TOPS\/W SRAM-Based All-Digital Up to 4b In-Memory Computing Multi-Tiled NN Accelerator in FD-SOI 18nm for Deep-Learning Edge Applications"],"prefix":"10.1109","author":[{"given":"Giuseppe","family":"Desoli","sequence":"first","affiliation":[{"name":"STMicroelectronics,Cornaredo,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nitin","family":"Chawla","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Noida,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Boesch","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Geneva,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Manui","family":"Avodhyawasi","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Noida,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Harsh","family":"Rawat","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Noida,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hitesh","family":"Chawla","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Noida,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"VS","family":"Abhijith","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Noida,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paolo","family":"Zambotti","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Agrate,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akhilesh","family":"Sharma","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Noida,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carmine","family":"Cappetta","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Cornaredo,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michele","family":"Rossi","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Cornaredo,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Antonio","family":"De Vita","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Cornaredo,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francesca","family":"Girardi","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Cornaredo,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870349"},{"key":"ref2","first-page":"222","article-title":"An Always-On 3. 8\u00b5J\/86% CIFAR-10 Mixed-Signal Binary CNN Processor with All Memory On Chip in 28nm CMOS","author":"Bankman","year":"2018","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062984"},{"key":"ref4","first-page":"186","article-title":"A 5nm 254TOPS\/W 221TOPS\/mm2 Fully-Digital Computing-in-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations","author":"Fujiwara","year":"2022","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"}],"event":{"name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,2,19]]},"end":{"date-parts":[[2023,2,23]]}},"container-title":["2023 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10067248\/10067251\/10067422.pdf?arnumber=10067422","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T04:48:51Z","timestamp":1709441331000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10067422\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,19]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc42615.2023.10067422","relation":{},"subject":[],"published":{"date-parts":[[2023,2,19]]}}}