{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T19:11:55Z","timestamp":1776280315089,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,19]]},"DOI":"10.1109\/isscc42615.2023.10067483","type":"proceedings-article","created":{"date-parts":[[2023,3,23]],"date-time":"2023-03-23T17:38:07Z","timestamp":1679593087000},"page":"206-208","source":"Crossref","is-referenced-by-count":18,"title":["A 7 pA\/$\\surd\\text{Hz}$ Asymmetric Differential TIA for 100Gb\/s PAM-4 links with \u221214dBm Optical Sensitivity in 16nm CMOS"],"prefix":"10.1109","author":[{"given":"Kadaba","family":"Lakshmikumar","sequence":"first","affiliation":[{"name":"CISCO Systems,Allentown,PA"}]},{"given":"Alexander","family":"Kurylak","sequence":"additional","affiliation":[{"name":"CISCO Systems,Allentown,PA"}]},{"given":"Romesh Kumar","family":"Nandwana","sequence":"additional","affiliation":[{"name":"CISCO Systems,Allentown,PA"}]},{"given":"Bibhu","family":"Das","sequence":"additional","affiliation":[{"name":"CISCO Systems,Allentown,PA"}]},{"given":"Joe","family":"Pampanin","sequence":"additional","affiliation":[{"name":"CISCO Systems,Allentown,PA"}]},{"given":"Mike","family":"Brubaker","sequence":"additional","affiliation":[{"name":"CISCO Systems,Allentown,PA"}]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[{"name":"University of Illinois,Urbana,IL"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939652"},{"key":"ref2","first-page":"23B","article-title":"A 112 Gb\/s PAM4 Linear TIA with 0.96 pJ\/bit Energy Efficiency in 2Bnm CMOS","author":"Li","year":"2018","journal-title":"IEEE ESSCIRC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3110088"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772827"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2019.2899147"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1002\/9781119264422","volume-title":"Analysis and Design of Transimpedance Amplifiers for Optical Receivers","author":"S\u00e4ckinqer","year":"2017"}],"event":{"name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,2,19]]},"end":{"date-parts":[[2023,2,23]]}},"container-title":["2023 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10067248\/10067251\/10067483.pdf?arnumber=10067483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T04:51:51Z","timestamp":1709441511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10067483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,19]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc42615.2023.10067483","relation":{},"subject":[],"published":{"date-parts":[[2023,2,19]]}}}