{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,18]],"date-time":"2026-05-18T17:16:49Z","timestamp":1779124609778,"version":"3.51.4"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,19]]},"DOI":"10.1109\/isscc42615.2023.10067544","type":"proceedings-article","created":{"date-parts":[[2023,3,23]],"date-time":"2023-03-23T17:38:07Z","timestamp":1679593087000},"page":"426-428","source":"Crossref","is-referenced-by-count":47,"title":["A 73.53TOPS\/W 14.74TOPS Heterogeneous RRAM In-Memory and SRAM Near-Memory SoC for Hybrid Frame and Event-Based Target Tracking"],"prefix":"10.1109","author":[{"given":"Muya","family":"Chang","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashwin Sanjay","family":"Lele","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samuel D.","family":"Spetalnick","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Crafton","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shota","family":"Konno","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zishen","family":"Wan","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashwin","family":"Bhat","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Win-San","family":"Khwa","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Der","family":"Chih","sequence":"additional","affiliation":[{"name":"TSMC Design Technology,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662395"},{"key":"ref2","first-page":"244","article-title":"A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPSIW for Multibit MAC Computing for Tiny Al Edge Devices","author":"Xue","year":"2020","journal-title":"ISSCC"},{"key":"ref3","first-page":"270","article-title":"A 40nm 60.64 TOPS\/W ECC-Capable Compute-in-Memory\/Digital 2.25 MB\/768KB RRAM\/SRAM System with Embedded Cortex M3 Microprocessor for Edge Recommendation Systerns","author":"Chang","year":"2022","journal-title":"ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662398"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008536"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830276"}],"event":{"name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,2,19]]},"end":{"date-parts":[[2023,2,23]]}},"container-title":["2023 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10067248\/10067251\/10067544.pdf?arnumber=10067544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T04:54:50Z","timestamp":1709441690000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10067544\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,19]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc42615.2023.10067544","relation":{},"subject":[],"published":{"date-parts":[[2023,2,19]]}}}