{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,29]],"date-time":"2025-12-29T18:38:28Z","timestamp":1767033508218,"version":"3.48.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,19]]},"DOI":"10.1109\/isscc42615.2023.10067616","type":"proceedings-article","created":{"date-parts":[[2023,3,23]],"date-time":"2023-03-23T13:38:07Z","timestamp":1679578687000},"page":"27-29","source":"Crossref","is-referenced-by-count":13,"title":["A 1.67Tb, 5b\/Cell Flash Memory Fabricated in 192-Layer Floating Gate 3D-NAND Technology and Featuring a 23.3Gb\/mm2 Bit Density"],"prefix":"10.1109","author":[{"given":"Ali","family":"Khakifirooz","sequence":"first","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Eduardo","family":"Anaya","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Sriram","family":"Balasubrahrmanyam","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Geoff","family":"Bennett","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Daniel","family":"Castro","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"John","family":"Egler","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Kuangchan","family":"Fan","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Rifat","family":"Ferdous","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Kartik","family":"Ganapathi","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Omar","family":"Guzman","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Chang Wan","family":"Ha","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Rezaul","family":"Haque","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Vinaya","family":"Harish","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Majid","family":"Jalalifar","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Owen W.","family":"Jungroth","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Sung-Taeg","family":"Kang","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Golnaz","family":"Karbasian","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Jee-Yeon","family":"Kim","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Siyue","family":"Li","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Aliasgar S.","family":"Madraswala","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Srivijay","family":"Maddukuri","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Amr","family":"Mohammed","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Shanmathi","family":"Mookiah","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Shashi","family":"Nagabhushan","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Binh","family":"Ngo","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Deep","family":"Patel","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Sai Kumar","family":"Poosarla","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Naveen V.","family":"Prabhu","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Carlos","family":"Quiroga","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Shantanu","family":"Rajwade","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Ahsanur","family":"Rahman","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Jalpa","family":"Shah","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Rohit S.","family":"Shenoy","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Ebenezer Tachie","family":"Menson","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Archana","family":"Tankasala","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Sandeep Krishna","family":"Thirumala","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Sagar","family":"Upadhyay","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Krishnasree","family":"Upadhyayula","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Ashley","family":"Velasco","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Nanda Kishore Babu","family":"Vemula","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Bhaskar","family":"Venkataramaiah","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Jiantao","family":"Zhou","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Bharat M.","family":"Pathak","sequence":"additional","affiliation":[{"name":"Intel,Folsom,CA"}]},{"given":"Pranav","family":"Kalavade","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]}],"member":"263","reference":[{"key":"ref1","first-page":"424","article-title":"A 1Tb 4b\/Cell 144-Tier Floating-Gate 3D-NAND Flash Memory with 40MB\/s Program Throughput and 13.8Gb\/mm2 Bit Density","author":"Khakifirooz","year":"2021","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731691"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731785"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731110"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731640"}],"event":{"name":"2023 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2023,2,19]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,2,23]]}},"container-title":["2023 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10067248\/10067251\/10067616.pdf?arnumber=10067616","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,29]],"date-time":"2025-12-29T18:34:33Z","timestamp":1767033273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10067616\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,19]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc42615.2023.10067616","relation":{},"subject":[],"published":{"date-parts":[[2023,2,19]]}}}