{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:40:58Z","timestamp":1772642458935,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,19]]},"DOI":"10.1109\/isscc42615.2023.10067703","type":"proceedings-article","created":{"date-parts":[[2023,3,23]],"date-time":"2023-03-23T17:38:07Z","timestamp":1679593087000},"page":"1-3","source":"Crossref","is-referenced-by-count":18,"title":["10.4 A Rail-to-Rail 12MS 91.3dB SNDR 94.1dB DR Two-Step SAR ADC with Integrated Input Buffer Using Predictive Level-Shifting"],"prefix":"10.1109","author":[{"given":"Manxin","family":"Li","sequence":"first","affiliation":[{"name":"Oregon State University,Corvallis,OR"}]},{"given":"Calvin Yoji","family":"Lee","sequence":"additional","affiliation":[{"name":"Oregon State University,Corvallis,OR"}]},{"given":"Ahmed","family":"ElShater","sequence":"additional","affiliation":[{"name":"Oregon State University,Corvallis,OR"}]},{"given":"Yuichi","family":"Miyahara","sequence":"additional","affiliation":[{"name":"Asahi Kasei Microdevices,Atsugi,Japan"}]},{"given":"Kazuki","family":"Sobue","sequence":"additional","affiliation":[{"name":"Asahi Kasei Microdevices,Atsugi,Japan"}]},{"given":"Koji","family":"Tomioka","sequence":"additional","affiliation":[{"name":"Asahi Kasei Microdevices,Atsugi,Japan"}]},{"given":"Un-Ku","family":"Moon","sequence":"additional","affiliation":[{"name":"Oregon State University,Corvallis,OR"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731652"},{"key":"ref2","first-page":"70","article-title":"A 10mW 16b 15MS\/s two-step SAR ADC with 95dB DR using dual-deadzone ring-amplifier","author":"EIShater","year":"2019","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310274"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008508"},{"key":"ref5","first-page":"284","article-title":"14b 35MS\/S SAR ADC achieving 75dB SNDR and 99dB SFDR with loop embedded input buffer in 40nm CMOS","author":"Kr\u00e4mer","year":"2015","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref7","first-page":"274","article-title":"A 4.5mW CT self-coupled \u0394\u2211 modulator with 2.2MHz BW and 90.4dB SNDR using residual ELD compensation","author":"Ho","year":"2015","journal-title":"ISSCC"}],"event":{"name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,2,19]]},"end":{"date-parts":[[2023,2,23]]}},"container-title":["2023 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10067248\/10067251\/10067703.pdf?arnumber=10067703","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T05:53:57Z","timestamp":1710395637000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10067703\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,19]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc42615.2023.10067703","relation":{},"subject":[],"published":{"date-parts":[[2023,2,19]]}}}