{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,26]],"date-time":"2026-07-26T10:03:29Z","timestamp":1785060209462,"version":"3.55.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,19]]},"DOI":"10.1109\/isscc42615.2023.10067719","type":"proceedings-article","created":{"date-parts":[[2023,3,23]],"date-time":"2023-03-23T17:38:07Z","timestamp":1679593087000},"page":"3-5","source":"Crossref","is-referenced-by-count":45,"title":["4.3 A 76.7fs-lntegrated-Jitter and \u221271.9dBc In-Band Fractional-Spur Bang-Bang Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering"],"prefix":"10.1109","author":[{"given":"Simone M.","family":"Dartizio","sequence":"first","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francesco","family":"Tesolin","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giacomo","family":"Castoro","sequence":"additional","affiliation":[{"name":"Infineon Technologies,Villach,Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francesco","family":"Buccoleri","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Lanzoni","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michele","family":"Rossoni","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dmytro","family":"Cherniak","sequence":"additional","affiliation":[{"name":"Infineon Technologies,Villach,Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Bertulessi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carlo","family":"Samori","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrea L.","family":"Lacaita","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Salvatore","family":"Levantino","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref8","first-page":"445","article-title":"A 12.9-to-15.1 GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated Jitter","author":"mercandelli","year":"2021","journal-title":"ISSCC"},{"key":"ref7","first-page":"448","article-title":"A - Jitter and ?61 dBc-Fractional Spur 15GHz Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancelation Technique","author":"kim","year":"2021","journal-title":"ISSCC"},{"key":"ref9","first-page":"380","article-title":"A 2.6-to-4.1 GHz Fractional-N Digital PLL Based on a Time-Mode Arithmetic Unit Achieving ?249.4dB FoM and ?59dBc Fractional Spurs","author":"gao","year":"2022","journal-title":"ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993678"},{"key":"ref3","first-page":"442","article-title":"A-Jitter and ?63dBc-Fractional Spur 5.3GHz-Ring-DCO-Based Fractional-N DPLL Using a DTC Second\/Third-Order Nonlinearity Cancellation and a Probabilrty-Density-Shaping","author":"park","year":"2021","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365850"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206955"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040232"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310276"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref1","first-page":"268","article-title":"A Jitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking","author":"santiccioli","year":"2020","journal-title":"ISSCC"}],"event":{"name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,2,19]]},"end":{"date-parts":[[2023,2,23]]}},"container-title":["2023 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10067248\/10067251\/10067719.pdf?arnumber=10067719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,14]],"date-time":"2023-06-14T21:06:57Z","timestamp":1686776817000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10067719\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,19]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isscc42615.2023.10067719","relation":{},"subject":[],"published":{"date-parts":[[2023,2,19]]}}}