{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:44:28Z","timestamp":1774716268694,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,2,18]]},"DOI":"10.1109\/isscc49657.2024.10454313","type":"proceedings-article","created":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T18:55:39Z","timestamp":1710356139000},"page":"576-578","source":"Crossref","is-referenced-by-count":38,"title":["34.6 A 28nm 72.12TFLOPS\/W Hybrid-Domain Outer-Product Based Floating-Point SRAM Computing-in-Memory Macro with Logarithm Bit-Width Residual ADC"],"prefix":"10.1109","author":[{"given":"Yiyang","family":"Yuan","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Yiming","family":"Yang","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology,Beijing,China"}]},{"given":"Xinghua","family":"Wang","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology,Beijing,China"}]},{"given":"Xiaoran","family":"Li","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology,Beijing,China"}]},{"given":"Cailian","family":"Ma","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Qirui","family":"Chen","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology,Beijing,China"}]},{"given":"Meini","family":"Tang","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology,Beijing,China"}]},{"given":"Xi","family":"Wei","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology,Beijing,China"}]},{"given":"Zhixian","family":"Hou","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology,Beijing,China"}]},{"given":"Jialiang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Hao","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Qirui","family":"Ren","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Guozhong","family":"Xing","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]},{"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"University of Macau,Macau,China"}]},{"given":"Feng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067527"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067260"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731681"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067335"},{"key":"ref6","first-page":"132","article-title":"A 4nm 6163-TOPS\/W\/b 4790-TOPS\/mm2\/b SRAM Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update","volume-title":"ISSCC","author":"Mori"}],"event":{"name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2024,2,18]]},"end":{"date-parts":[[2024,2,22]]}},"container-title":["2024 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10454133\/10454267\/10454313.pdf?arnumber=10454313","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T18:26:48Z","timestamp":1719340008000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10454313\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,18]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc49657.2024.10454313","relation":{},"subject":[],"published":{"date-parts":[[2024,2,18]]}}}