{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:52:29Z","timestamp":1777128749037,"version":"3.51.4"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,2,18]]},"DOI":"10.1109\/isscc49657.2024.10454355","type":"proceedings-article","created":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T18:55:39Z","timestamp":1710356139000},"page":"392-394","source":"Crossref","is-referenced-by-count":19,"title":["22.3 A 76mW 40GS\/s 7b Time-Interleaved Hybrid Voltage\/Time-Domain ADC with Common-Mode Input Tracking"],"prefix":"10.1109","author":[{"given":"Amy","family":"Whitcombe","sequence":"first","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Somnath","family":"Kundu","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Hariprasad","family":"Chandrakumar","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Abhishek","family":"Agrawal","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Thomas","family":"Brown","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Steven","family":"Callender","sequence":"additional","affiliation":[{"name":"Intel,Fort Collins,CO"}]},{"given":"Brent","family":"Carlton","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Stefano","family":"Pellerano","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]}],"member":"263","reference":[{"key":"ref1","first-page":"136","article-title":"A Highly Reconfigurable 40-97 GS\/s DAC and ADC with 40GHz AFE Bandwidth and sub-35fJ\/conv-step for 400 Gb\/s Coherent Optical Applications in 7nm FinFET","volume-title":"ISSCC","author":"Nguyen"},{"key":"ref2","first-page":"358","article-title":"A 24-to-72 GS\/s 8b Time-Interleaved SAR ADC with 2.0-to-3.3-pJ\/Conversion and 30 dB SNDR at Nyquist in 14nm CMOS FinFET","author":"Kull","year":"2018","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3196924"},{"key":"ref4","first-page":"284","article-title":"A 128Gb\/s 1.95 pJ\/b D-Band Receiver with Integrated PLL and ADC in 22nm FinFET","author":"Agrawal","year":"2023","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3231783"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067822"}],"event":{"name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2024,2,18]]},"end":{"date-parts":[[2024,2,22]]}},"container-title":["2024 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10454133\/10454267\/10454355.pdf?arnumber=10454355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T11:55:33Z","timestamp":1711454133000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10454355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,18]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc49657.2024.10454355","relation":{},"subject":[],"published":{"date-parts":[[2024,2,18]]}}}