{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:46:59Z","timestamp":1780444019302,"version":"3.54.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,2,18]]},"DOI":"10.1109\/isscc49657.2024.10454413","type":"proceedings-article","created":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T18:55:39Z","timestamp":1710356139000},"page":"548-550","source":"Crossref","is-referenced-by-count":5,"title":["33.4 A Multi-Loop Neuromodulation Chipset Network with Frequency-Interleaving Front-End and Explainable AI for Memory Studies in Freely Behaving Monkeys"],"prefix":"10.1109","author":[{"given":"Yuhan","family":"Hou","sequence":"first","affiliation":[{"name":"University of Toronto,Toronto,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Toronto,Toronto,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiao","family":"Wu","sequence":"additional","affiliation":[{"name":"University of Toronto,Toronto,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yinfei","family":"Li","sequence":"additional","affiliation":[{"name":"University of Toronto,Toronto,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Timothy","family":"Lucas","sequence":"additional","affiliation":[{"name":"Ohio State University,Columbus,OH"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Richardson","sequence":"additional","affiliation":[{"name":"University of Pennsylvania,Philadelphia,PA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xilin","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Toronto,Toronto,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s43587-022-00269-x"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-022-34510-3"},{"key":"ref3","first-page":"232","article-title":"A 15.2-ENOB Continuous-Time \u0394\u03a3 ADC for a 7.3\u03bcW 200 mVpp-Linear-Input-Range Neural Recording Front-End","volume-title":"ISSCC","author":"Chandrakumar"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062962"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/hipo.22757"},{"key":"ref6","first-page":"338","article-title":"A 256-Channel 0.227\u03bcJ\/class Versatile Brain Activity Classification and Closed-Loop Neuromodulation SoC with 0.004mm\u00b2-1.51\u03bcW\/channel Fast-Settling Highly Multiplexed Mixed-Signal Front-End","volume-title":"ISSCC","author":"Shin"},{"key":"ref7","article-title":"InterpretML: A Unified Framework for Machine Learning Interpretability","author":"Nori","year":"2019","journal-title":"arXiv"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067626"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067518"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185303"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731733"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062954"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063065"}],"event":{"name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2024,2,18]]},"end":{"date-parts":[[2024,2,22]]}},"container-title":["2024 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10454133\/10454267\/10454413.pdf?arnumber=10454413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:43:27Z","timestamp":1728495807000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10454413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,18]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isscc49657.2024.10454413","relation":{},"subject":[],"published":{"date-parts":[[2024,2,18]]}}}