{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T16:07:43Z","timestamp":1772726863043,"version":"3.50.1"},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,2,18]]},"DOI":"10.1109\/isscc49657.2024.10454434","type":"proceedings-article","created":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T18:55:39Z","timestamp":1710356139000},"page":"40-42","source":"Crossref","is-referenced-by-count":9,"title":["2.3 Emerald Rapids: 5th-Generation Intel<sup>\u00ae<\/sup> Xeon<sup>\u00ae<\/sup> Scalable Processors"],"prefix":"10.1109","author":[{"given":"Ashley O.","family":"Munch","sequence":"first","affiliation":[{"name":"Intel,Hudson,MA"}]},{"given":"Nevine","family":"Nassif","sequence":"additional","affiliation":[{"name":"Intel,Hudson,MA"}]},{"given":"Carleton L.","family":"Molnar","sequence":"additional","affiliation":[{"name":"Intel,Hudson,MA"}]},{"given":"Jason","family":"Crop","sequence":"additional","affiliation":[{"name":"Intel,Fort Collins,CO"}]},{"given":"Rich","family":"Gammack","sequence":"additional","affiliation":[{"name":"Intel,Hudson,MA"}]},{"given":"Chinmay P.","family":"Joshi","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Goran","family":"Zelic","sequence":"additional","affiliation":[{"name":"Intel,Hudson,MA"}]},{"given":"Kambiz","family":"Munshi","sequence":"additional","affiliation":[{"name":"Intel,Hudson,MA"}]},{"given":"Min","family":"Huang","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}]},{"given":"Charles R.","family":"Morganti","sequence":"additional","affiliation":[{"name":"Intel,Fort Collins,CO"}]},{"given":"Sireesha","family":"Kandula","sequence":"additional","affiliation":[{"name":"Intel,Hudson,MA"}]},{"given":"Arijit","family":"Biswas","sequence":"additional","affiliation":[{"name":"Intel,Hudson,MA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731107"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/apec.2014.6803344"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00208"}],"event":{"name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2024,2,18]]},"end":{"date-parts":[[2024,2,22]]}},"container-title":["2024 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10454133\/10454267\/10454434.pdf?arnumber=10454434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T11:55:56Z","timestamp":1711454156000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10454434\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,18]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/isscc49657.2024.10454434","relation":{},"subject":[],"published":{"date-parts":[[2024,2,18]]}}}