{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:43:42Z","timestamp":1774716222894,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,2,18]]},"DOI":"10.1109\/isscc49657.2024.10454501","type":"proceedings-article","created":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T14:55:39Z","timestamp":1710341739000},"page":"278-280","source":"Crossref","is-referenced-by-count":3,"title":["15.2 A 2048x60m4 SRAM Design in Intel 4 with an Around-the-Array Power-Delivery Scheme Using PowerVia"],"prefix":"10.1109","author":[{"given":"Daeyeon","family":"Kim","sequence":"first","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusung","family":"Kim","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayush","family":"Shrivastava","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyusung","family":"Park","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anandkumar Mahadevan","family":"Pillai","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kunal","family":"Bannore","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tri","family":"Doan","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muktadir","family":"Rahman","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gwanghyeon","family":"Baek","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Clifford","family":"Ong","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaofei","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng","family":"Guo","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Karl","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185208"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185369"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3230046"},{"key":"ref4","first-page":"196","article-title":"A 23.6Mb\/mm2 SRAM in 10nm FinFET Technology with Pulsed PMOS TVC and Stepped-WL for Low-Voltage Applications","volume-title":"ISSCC","author":"Guo"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062967"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365988"}],"event":{"name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2024,2,18]]},"end":{"date-parts":[[2024,2,22]]}},"container-title":["2024 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10454133\/10454267\/10454501.pdf?arnumber=10454501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T08:35:29Z","timestamp":1711442129000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10454501\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,18]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc49657.2024.10454501","relation":{},"subject":[],"published":{"date-parts":[[2024,2,18]]}}}