{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:59Z","timestamp":1772724959820,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904558","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"1-3","source":"Crossref","is-referenced-by-count":6,"title":["2.2 IBM Telum II: Next Generation 5.5GHz Microprocessor with On-Die Data Processing Unit and Improved AI Accelerator"],"prefix":"10.1109","author":[{"given":"Gerald","family":"Strevig","sequence":"first","affiliation":[{"name":"IBM Systems,Austin,TX"}]},{"given":"Chris","family":"Berry","sequence":"additional","affiliation":[{"name":"IBM Systems,Poughkeepsie,NY"}]},{"given":"Rahul","family":"Rao","sequence":"additional","affiliation":[{"name":"IBM Systems,Bangalore,India"}]},{"given":"Noam","family":"Jungmann","sequence":"additional","affiliation":[{"name":"IBM Systems,Tel Aviv,Israel"}]},{"given":"Michael","family":"Sperling","sequence":"additional","affiliation":[{"name":"IBM Systems,Poughkeepsie,NY"}]},{"given":"Michael","family":"Becht","sequence":"additional","affiliation":[{"name":"IBM Systems,Poughkeepsie,NY"}]},{"given":"Eduard","family":"Herkel","sequence":"additional","affiliation":[{"name":"IBM Systems,Böblingen,Germany"}]},{"given":"Matthias","family":"Pflanz","sequence":"additional","affiliation":[{"name":"IBM Systems,Böblingen,Germany"}]},{"given":"Pat","family":"Meaney","sequence":"additional","affiliation":[{"name":"IBM Systems,Poughkeepsie,NY"}]},{"given":"Michael","family":"Romain","sequence":"additional","affiliation":[{"name":"IBM Systems,Poughkeepsie,NY"}]},{"given":"Mark","family":"Cichanowski","sequence":"additional","affiliation":[{"name":"IBM Systems,Austin,TX"}]},{"given":"Amanda","family":"Venton","sequence":"additional","affiliation":[{"name":"IBM Systems,Austin,TX"}]},{"given":"David","family":"Wolpert","sequence":"additional","affiliation":[{"name":"IBM Systems,Poughkeepsie,NY"}]},{"given":"Elazar","family":"Kachir","sequence":"additional","affiliation":[{"name":"IBM Systems,Tel Aviv,Israel"}]},{"given":"Luke","family":"Hopkins","sequence":"additional","affiliation":[{"name":"IBM Systems,Poughkeepsie,NY"}]},{"given":"Tim","family":"Bubb","sequence":"additional","affiliation":[{"name":"IBM Systems,Poughkeepsie,NY"}]},{"given":"Andreas","family":"Arp","sequence":"additional","affiliation":[{"name":"IBM Systems,Böblingen,Germany"}]},{"given":"Daniel","family":"Kiss","sequence":"additional","affiliation":[{"name":"IBM Systems,Böblingen,Germany"}]},{"given":"Simon","family":"B\u00dcchsenstein","sequence":"additional","affiliation":[{"name":"IBM Systems,Böblingen,Germany"}]},{"given":"Michael","family":"Wood","sequence":"additional","affiliation":[{"name":"IBM Systems,Poughkeepsie,NY"}]},{"given":"Michael","family":"Spear","sequence":"additional","affiliation":[{"name":"IBM Systems,Austin,TX"}]},{"given":"Robert","family":"Sonnelitter","sequence":"additional","affiliation":[{"name":"IBM Systems,Poughkeepsie,NY"}]},{"given":"Rajiv","family":"Joshi","sequence":"additional","affiliation":[{"name":"IBM Research,Yorktown Heights,NY"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731541"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371958"},{"key":"ref3","article-title":"Dynamic Guard Band Features of the IBM zNext system","author":"Webel","year":"2025","journal-title":"ISSCC"},{"key":"ref4","article-title":"S2L: Small to Large Cutting of Physical Design Hierarchy","author":"Surprise","year":"2020","journal-title":"IEEE\/ACM DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731594"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185232"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2956413"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HCS61935.2024.10665304"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2432651"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873582"},{"key":"ref11","article-title":"IBM Telum II Processor Design-Technology Co-Optimizations for Power, Performance, Area, And Reliability","author":"Wolpert","year":"2025","journal-title":"ISSCC"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904558.pdf?arnumber=10904558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T06:29:24Z","timestamp":1741328964000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904558","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}