{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,24]],"date-time":"2025-04-24T04:32:03Z","timestamp":1745469123598,"version":"3.40.4"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904565","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"78-80","source":"Crossref","is-referenced-by-count":0,"title":["4.2 A 1.8-to-3.0GHz Fully Integrated All-In-One CMOS Frequency Management Module Achieving -47\/+42ppm Inaccuracy from -40 to $\\mathbf{95}^{\\circ}\\mathbf{C}$ and -150\/+70ppm After Accelerated Aging"],"prefix":"10.1109","author":[{"given":"Runtao","family":"Huo","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weihao","family":"Jie","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanling","family":"Zheng","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deyong","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Gao","sequence":"additional","affiliation":[{"name":"South China University of Technology,Guanzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Zhao","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Honglan","family":"Jiang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongfu","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Mercier","sequence":"additional","affiliation":[{"name":"University of California,San Diego,CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Wang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062945"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3142662"},{"key":"ref3","first-page":"56","article-title":"A 0.028mm2 32MHz RC Frequency Reference in 0.18\u00b5m CMOS with \u00b1900ppm Inaccuracy from -40\u00b0C to 125\u00b0C and \u00b11600ppm Inaccuracy After Accelerated Aging","volume-title":"ISSCC","author":"Pan","year":"2024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3320709"},{"key":"ref5","first-page":"1","article-title":"A 0.55mW Fractional-N PLL with a DC-DC Powered Class-D VCO Achieving Better than -66dBc Fractional and Reference Spurs for NB-loT","volume-title":"CICC","author":"Kooshkaki","year":"2020"},{"issue":"7","key":"ref6","first-page":"1630","article-title":"A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of -250 dB","volume-title":"IEEE JSSC","volume":"51","author":"Narayanan","year":"2016"},{"issue":"1","key":"ref7","first-page":"1","article-title":"A Low-Noise RC-Based Phase Interpolator in 16-nm CMOS","volume-title":"IEEE TCAS-II","volume":"66","author":"Jakobsson","year":"2019"},{"issue":"9","key":"ref8","first-page":"2585","article-title":"A Single-Trim Frequency Reference System With 0.7 ppm\/\u00b0C From -63\u00b0C to 165 \u00b0C Consuming 210 \u00b5W at 70 MHz","volume-title":"IEEE JSSC","volume":"58","author":"Delke","year":"2023"},{"issue":"11","key":"ref9","first-page":"3434","article-title":"A Single-Trim Frequency Reference Achieving \u00b1 120 ppm Accuracy From -50\u00b0C to 170 \u00b0C","volume-title":"IEEE JSSC","volume":"56","author":"Oelke","year":"2021"},{"issue":"11","key":"ref10","first-page":"4441","article-title":"A Temperature Compensated RF LC Clock Generator With \u00b150-ppm Frequency Accuracy From -40\u00b0C to 80\u00b0C","volume-title":"IEEE TMTT","volume":"67","author":"Jung","year":"2019"},{"key":"ref11","first-page":"130","article-title":"A 0.027mm2 5.6\u20137.8GHz Ring-Oscillator-Based Ping-Pong Sampling PLL Scoring 220.3fsrms Jitter and -74.2dBc Reference Spur","volume-title":"ISSCC","author":"Huang","year":"2024"},{"key":"ref12","first-page":"257","article-title":"A 4\u201312.1-GHz Fractional-N Ring Sampling PLL Based on Adaptively-Biased PO-Merged DTC Achieving -37.6\u00b1 0.9-dBc Integrated Phase Noise, 261.9-fs RMS Jitter, and -240.6-dB FoM","volume-title":"ESSGIRC","author":"Shen","year":"2023"},{"key":"ref13","first-page":"378","article-title":"A 188fsrms-Jitter and -243dB-FoMjitter 5.2GHz-Ring-DCO-Based Fractional-N Digital PLL with a 1\/8 DTC-Range-Reduction Technique Using a Quadruple-Timing-Margin Phase Selector","volume-title":"ISSCC","author":"Hwang","year":"2022"},{"key":"ref14","first-page":"1","article-title":"A 59.3fs Jitter and -62.1dBc Fractional-Spur Digital PLL Based on a Multi-Edge Power-Gating Phase-Detector","volume-title":"CICC","author":"Dartizio","year":"2024"},{"key":"ref15","first-page":"1","article-title":"A 135fsrms-Jitter 0.6-to-7.7GHz LO Generator Using a Single LC-VCO-Based Subsampling PLL and a Ring-Oscillator-Based Sub-Integer-N Frequency Multiplier","volume-title":"ISSC","author":"Jo","year":"2023"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2025,2,16]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904565.pdf?arnumber=10904565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T17:50:40Z","timestamp":1745430640000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904565","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}