{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T09:55:41Z","timestamp":1775037341913,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004368","name":"TSMC-NTHU Major League","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004368","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904606","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"1-3","source":"Crossref","is-referenced-by-count":9,"title":["14.2 A 16nm 216kb, 188.4TOPS\/W and 133.5TFLOPS\/W Microscaling Multi-Mode Gain-Cell CIM Macro Edge-AI Devices"],"prefix":"10.1109","author":[{"given":"Win-San","family":"Khwa","sequence":"first","affiliation":[{"name":"TSMC Corporate Research,Hsinchu,Taiwan"}]},{"given":"Ping-Chun","family":"Wu","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Jian-Wei","family":"Su","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Chiao-Yen","family":"Cheng","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Jun-Ming","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Yu-Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Le-Jung","family":"Hsieh","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Jyun-Cheng","family":"Bai","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Yu-Sheng","family":"Kao","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Tsung-Han","family":"Lou","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Ashwin Sanjay","family":"Lele","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research,San Jose,CA"}]},{"given":"Jui-Jen","family":"Wu","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research,Hsinchu,Taiwan"}]},{"given":"Jen-Chun","family":"Tien","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Chung-Chuan","family":"Lo","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Ren-Shuo","family":"Liu","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454323"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067526"},{"key":"ref3","first-page":"132","article-title":"A 4nm 6163-TOPSIW\/b 4790-TOPS\/mm2\/b SRAM Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update","volume-title":"ISSCC","author":"Mori","year":"2023"},{"key":"ref4","first-page":"186","article-title":"A 5-nm 254-TOPS\/W 221-TOPS\/mm2 Fully-Digital Computing-in-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations","volume-title":"ISSCC","author":"Fujiwara","year":"2022"},{"key":"ref5","first-page":"136","article-title":"A 70.85\u201386.27TOPSIW PVT-Insensitive 8b Word-Wise ACIM with Post-Processing Relaxation","volume-title":"ISSCC","author":"Hsieh","year":"2023"},{"key":"ref6","first-page":"190","article-title":"A 28nm 1Mb Time-Domain Computing-in-Memory 6T-SRAM Macro with a 6.6ns Latency, 1241 GOPS and 37.01 TOPS\/W for 8b-MAC Operations for Edge-AI Devices","volume-title":"ISSCC","author":"Wu","year":"2022"},{"key":"ref7","first-page":"252","article-title":"An 89TOPS\/W and 16.3TOPS\/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications","volume-title":"ISSCC","author":"Chih","year":"2021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731545"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067289"},{"key":"ref11","first-page":"572","article-title":"A 3nm, 32.5TOPS\/W, 55.0TOPS\/mm2 and 3.78Mb\/mm2 Fully-Digital Compute-in-Memory Macro Supporting INT12 \u00d7 INT12 with a Parallel-MAC Architecture and Foundry 6T-SRAM Bit Cell","volume-title":"ISSCC","author":"Fujiwara","year":"2024"},{"key":"ref12","first-page":"272","article-title":"34.7A\/mm2 Scalable Distributed AII-Digital6x6 Dot-LDOs Featuring Freely Linkable Current-Sharing Network: A Fine-Grained On-Chip Power Delivery Solution I in 28nm CMOS","volume-title":"ISSCC","author":"Lee","year":"2024"},{"key":"ref13","first-page":"1","article-title":"Dyamond: A 1 T1 C DRAM In-memory Computing Accelerator with Compact MAC-SIMD and Adaptive Column Addition Dataflow","volume-title":"IEEE VLSI","author":"Hong","year":"2024"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067260"},{"key":"ref15","first-page":"568","article-title":"A 16nm 96Kb Integer\/Floating-Point Dual-Mode-Gain-Cell-Computing-in-Memory Macro Achieving 73.3\u2013163.3TOPSIW and 33.2-91.2TFLOPSIW for Al- Edge Devices","volume-title":"ISSCC","author":"Khwa","year":"2024"},{"key":"ref16","first-page":"126","article-title":"A 22nm 832kb Hybrid-Domain Floating-Point SRAM In-MemoryCompute Macro with 16.2\u201370.2TFLOPS\/W for High-Accuracy Al-Edge Devices","volume-title":"ISSCC","author":"Wu","year":"2023"},{"key":"ref17","first-page":"254","article-title":"A 28nm 29.2TFLOPSIW BF16 and 36.5TOPSIW INT8 Reconfigurable Digital CIM Processor with Unified FP\/INT Pipeline and Bitwise In-Memory Booth Multiplication for Cloud Deep Learning Acceleration","volume-title":"ISSCC","author":"Tu","year":"2022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365791"},{"key":"ref19","first-page":"224","article-title":"A Compute SRAM with Bit-Serial Integer\/Floating-Point Operations for Programmable In-Memory Vector Acceleration","volume-title":"ISSCC","author":"Wang","year":"2018"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454313"},{"key":"ref21","first-page":"1","article-title":"A 22nm Nonvolatile AI-Edge Processor with 21.4TFLOPSIW using 47.25Mb Lossless-Compressed-Computing STT-MRAM Near-Memory-Compute Macro","volume-title":"IEEE VLSI","author":"You","year":"2024"},{"key":"ref22","volume-title":"Microscaling data formats for deep learning","author":"Rouhani","year":"2023"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3579371.3589351","article-title":"With Shared Microexponents,A Little Shifting Goes a Long Way","volume-title":"Proceedings of the 50th Annual International Symposium on Computer Architecture","author":"Rouhani","year":"2023"},{"key":"ref24","first-page":"252","article-title":"An 89TOPS\/W and 16.3TOPS\/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications","volume-title":"ISSCC","author":"Chih","year":"2021"},{"key":"ref25","first-page":"604","article-title":"Design of a novel low power 8-transistor t-bit full adder ceil","volume-title":"Journal of Zhejiang University SCIENCEC","author":"Wei","year":"2011"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ITCE.2018.8316625"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904606.pdf?arnumber=10904606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T06:04:51Z","timestamp":1741327491000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904606","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}