{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:31:28Z","timestamp":1772206288152,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904609","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"1-3","source":"Crossref","is-referenced-by-count":3,"title":["37.3 Monolithic in-Memory Computing Microprocessor for End-to-End DNN Inferencing in MRAM-Embedded 28nm CMOS Technology with 1.1Mb Weight Storage"],"prefix":"10.1109","author":[{"given":"Soonwan","family":"Kwon","sequence":"first","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]},{"given":"Sungmeen","family":"Myung","sequence":"additional","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]},{"given":"Jangho","family":"An","sequence":"additional","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]},{"given":"Hyunsoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]},{"given":"Minje","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]},{"given":"Hyungwoo","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]},{"given":"Wooseok","family":"Yi","sequence":"additional","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]},{"given":"Seungchul","family":"Jung","sequence":"additional","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]},{"given":"Daekun","family":"Yoon","sequence":"additional","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]},{"given":"Shinhee","family":"Han","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Giheung,Korea"}]},{"given":"Saeyoon","family":"Chung","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Giheung,Korea"}]},{"given":"Kilho","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Giheung,Korea"}]},{"given":"Jeong-Heon","family":"Park","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Giheung,Korea"}]},{"given":"Kangho","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Giheung,Korea"}]},{"given":"Sang Joon","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]},{"given":"Donhee","family":"Ham","sequence":"additional","affiliation":[{"name":"Samsung Advanced Institute of Technology,Suwon,Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-022-00725-x"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830153"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref4","first-page":"500","article-title":"A 28nm 2Mb STT-MRAM Computing-in-Memory Macro with a Refined Bit-Cell and 22.4 \u2013 41.5TOPSIW for AI Inference","volume-title":"ISSCC","author":"Cai","year":"2023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185337"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492403"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/BTAS.2017.8272675"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904609.pdf?arnumber=10904609","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T18:33:26Z","timestamp":1741372406000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904609\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904609","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}