{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T16:22:42Z","timestamp":1776183762381,"version":"3.50.1"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174153,62222409"],"award-info":[{"award-number":["62174153,62222409"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904612","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"1-3","source":"Crossref","is-referenced-by-count":3,"title":["19.8 A 0.65V-V<sub>DD<\/sub> 10.4-to-11.8GHz Fractional-N Sampling PLL Achieving 73.8fs<sub>rms<\/sub> Jitter, -271.5dB FoM<sub>N<\/sub>, and -61 dBc in-Band Fractional Spur in 40nm CMOS"],"prefix":"10.1109","author":[{"given":"Xinyu","family":"Shen","sequence":"first","affiliation":[{"name":"Institute of Semiconductors,Chinese Academy of Sciences,Beijing,China"}]},{"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors,Chinese Academy of Sciences,Beijing,China"}]},{"given":"Yixi","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors,Chinese Academy of Sciences,Beijing,China"}]},{"given":"Junjie","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors,Chinese Academy of Sciences,Beijing,China"}]},{"given":"Xiangjian","family":"Kong","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors,Chinese Academy of Sciences,Beijing,China"}]},{"given":"Nan","family":"Qi","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors,Chinese Academy of Sciences,Beijing,China"}]},{"given":"Jian","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors,Chinese Academy of Sciences,Beijing,China"}]},{"given":"Nanjian","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors,Chinese Academy of Sciences,Beijing,China"}]},{"given":"Liyuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors,Chinese Academy of Sciences,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2967562"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454404"},{"key":"ref3","first-page":"1","article-title":"A 0.55mW Fractional-N PLL with a DC-DC Powered Class-D VCO Achieving Better than -66dBc Fractional and Reference Spurs for NB-loT","volume-title":"IEEE CICC","author":"Kooshkaki","year":"2020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2021.3059484"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2878836"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3123827"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063094"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067719"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067351"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454388"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454284"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365768"},{"key":"ref13","first-page":"1","article-title":"A 6.8-to-14.4GHz Octave-Tuning Fractional-N Charge-Pump PLL with Slide-Dithering-Based Background DTC Nonlinearity Calibration for Near-Integer Fractional Spur Mitigation Achieving 78fs RMS Jitter and -258.6dB FoMT","volume-title":"IEEE CICC","author":"Ye","year":"2024"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365972"},{"key":"ref15","first-page":"386","article-title":"A 68.6fsrms-Total-lntegrated-Jitter and 1.56\u03bcs-Locking-Time Fractional-N Bang-Bang PLL Based on Type-ll Gear Shifting and Adaptive Frequency Switching","volume-title":"IEEE ISSCC","author":"Dartizio","year":"2022"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref17","first-page":"1","article-title":"A 66.7fs-lntegrated-Jitter Fractional-N Digital PLL Based on a Resistive-Inverse-Constant-Slope DTC","volume-title":"IEEE CICC","author":"Salvi","year":"2024"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631343"},{"key":"ref20","first-page":"196","article-title":"A 76fsrms-Jitter and -65dBc-Fractional Spur Fractional-N Sampling PLL Using a Nonlinearity-Replication Technique","volume-title":"IEEE ISSCC","author":"Shin","year":"2024"},{"issue":"2","key":"ref21","first-page":"424","article-title":"A 12.8\u201315-GHz Low-Jitter Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancellation","volume":"59","author":"Kim","year":"2024","journal-title":"IEEE JSSC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3358564"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3033271"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3321837"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8428846"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3225105"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3339679"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558510"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904612.pdf?arnumber=10904612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T18:33:34Z","timestamp":1741372414000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904612\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904612","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}