{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:38:49Z","timestamp":1774964329162,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904617","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"1-3","source":"Crossref","is-referenced-by-count":4,"title":["30.6 A 64Gb DDR4 STT-MRAM Using a Time-Controlled Discharge-Reading Scheme for a .001681\\mu\\mathrm{m}$ 1T-1MTJ Cross-Point Cell"],"prefix":"10.1109","author":[{"given":"Kosuke","family":"Hatsuda","sequence":"first","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Katsuhiko","family":"Hoya","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Ryousuke","family":"Takizawa","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Fumiyoshi","family":"Matsuoka","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Takaya","family":"Yasuda","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Akira","family":"Katayama","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Tadashi","family":"Miyakawa","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Kazuyo","family":"Senju","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Kazuki","family":"Okawa","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Yuka","family":"Furukawa","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Yu","family":"Shimada","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Katsuya","family":"Kotake","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Sayaka","family":"Hirokawa","sequence":"additional","affiliation":[{"name":"KIOXIA,Yokohama,Japan"}]},{"given":"Min Chul","family":"Shin","sequence":"additional","affiliation":[{"name":"SK hynix,Icheon,Korea"}]},{"given":"Dong Keun","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix,Icheon,Korea"}]},{"given":"Tae Ho","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix,Icheon,Korea"}]},{"given":"Kyunghoon","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix,Icheon,Korea"}]},{"given":"Hisanori","family":"Aikawa","sequence":"additional","affiliation":[{"name":"KIOXIA Korea,Seoul,Korea"}]},{"given":"Jeonghwan","family":"Song","sequence":"additional","affiliation":[{"name":"SK hynix,Icheon,Korea"}]},{"given":"Toshihiko","family":"Nagase","sequence":"additional","affiliation":[{"name":"KIOXIA Korea,Seoul,Korea"}]},{"given":"Soo Man","family":"Seo","sequence":"additional","affiliation":[{"name":"SK hynix,Icheon,Korea"}]},{"given":"Soo Gil","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix,Icheon,Korea"}]},{"given":"Seon Yong","family":"Cha","sequence":"additional","affiliation":[{"name":"SK hynix,Icheon,Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993516"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413785"},{"key":"ref3","first-page":"494","article-title":"A 16nm 32Mb Embedded STT-MRAM with a 6ns Read-Access Time, a 1M-Cycle Write Endurance, 20-Year Retention at 150C and MTJ-OTP Solutions for Magnetic Immunity","volume-title":"ISSCC","author":"Lee","year":"2023"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185248"},{"key":"ref5","first-page":"218","article-title":"First demonstration of full integration and characterization of 4F 1 S1M cells with 45 nm of pitch and 20 nm of MT J size","volume-title":"IEDM","author":"Seo","year":"2022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870428"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMRC59626.2023.10264021"},{"key":"ref8","first-page":"21.5.1","article-title":"Low voltage (<1.8 V) and high endurance (>1 M) 1-Selector\/1-STT-MRAM with ultra-low (1 ppb) read disturb for high density embedded memory arrays","volume-title":"IEDM","author":"Ambrosi","year":"2023"},{"key":"ref9","first-page":"20.1.1","article-title":"Reliable memory operation with low read disturb rate in the world smallest 1 Selector-1 MT J cell for 64 Gb cross-point MRAM","volume-title":"IEDM","author":"Aikawa","year":"2024"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904617.pdf?arnumber=10904617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T06:31:02Z","timestamp":1741329062000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904617","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}