{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T16:48:32Z","timestamp":1783183712378,"version":"3.54.6"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904657","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"494-496","source":"Crossref","is-referenced-by-count":9,"title":["29.2 A $\\boldsymbol{0.021}\\boldsymbol{\\mu}\\mathbf{m^{2}}$ High-Density SRAM in Intel-18A-RibbonFET Technology with PowerVia-Backside Power Delivery"],"prefix":"10.1109","author":[{"given":"Xiaofei","family":"Wang","sequence":"first","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yusung","family":"Kim","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gwang Hyeon","family":"Baek","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kunal Girish","family":"Bannore","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaushal","family":"Dave","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arash","family":"Joushaghani","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Narae","family":"Kang","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minwoo","family":"Ko","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anandkumar Mahadevan","family":"Pillai","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hema Chandra","family":"Prakash Movva","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gyusung","family":"Park","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Muktadir","family":"Rahman","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seenivasan","family":"Subramaniam","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vinay","family":"Vashishtha","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Teng","family":"Yang","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zheng","family":"Guo","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eric A","family":"Karl","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185208"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185369"},{"key":"ref3","first-page":"278","article-title":"A $2048 \\times 60\\mathrm{m}4$ SRAM Design in Intel 4 with an Around-the-Array Power-Delivery Scheme Using PowerVia","volume-title":"ISSCC","author":"Kim","year":"2024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3230046"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365988"},{"key":"ref6","first-page":"230","article-title":"A 4.6GHz 162Mb SRAM Design in 22nm Tri-Gate CMOS Technology with Integrated Active Vmin Enhanced Assist Circuitry","volume-title":"ISSCC","author":"Karl","year":"2012"},{"key":"ref7","first-page":"238","article-title":"A 5nm 135Mb SRAM in EUV and High-Mobility-Channel FinFET Technology with Metal Coupling and Charge-Sharing Write-Assist Circuitry Schemes for High-Density and Low-$\\mathrm{V}_{\\text{MIN}}$ Applications","volume-title":"ISSCC","author":"Chang","year":"2020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310251"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904657.pdf?arnumber=10904657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T06:31:40Z","timestamp":1741329100000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904657","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}