{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:59Z","timestamp":1772724959809,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904663","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"606-608","source":"Crossref","is-referenced-by-count":6,"title":["37.1 IBM Telum II Processor Design-Technology Co-Optimizations for Power, Performance, Area, and Reliability"],"prefix":"10.1109","author":[{"given":"David","family":"Wolpert","sequence":"first","affiliation":[{"name":"IBM,Poughkeepsie,NY"}]},{"given":"Gerry","family":"Strevig","sequence":"additional","affiliation":[{"name":"IBM,Austin,TX"}]},{"given":"Chris","family":"Berry","sequence":"additional","affiliation":[{"name":"IBM,Poughkeepsie,NY"}]},{"given":"Leon","family":"Sigal","sequence":"additional","affiliation":[{"name":"IBM,Yorktown Heights,NY"}]},{"given":"Bill","family":"Huott","sequence":"additional","affiliation":[{"name":"IBM,Poughkeepsie,NY"}]},{"given":"Mark","family":"Cichanowski","sequence":"additional","affiliation":[{"name":"IBM,Austin,TX"}]},{"given":"Matthias","family":"Pflanz","sequence":"additional","affiliation":[{"name":"IBM,Böblingen,Germany"}]},{"given":"Tobias","family":"Werner","sequence":"additional","affiliation":[{"name":"IBM,Böblingen,Germany"}]},{"given":"Philipp","family":"Salz","sequence":"additional","affiliation":[{"name":"IBM,Böblingen,Germany"}]},{"given":"Nick","family":"Jinq","sequence":"additional","affiliation":[{"name":"IBM,Poughkeepsie,NY"}]},{"given":"Michael","family":"Romain","sequence":"additional","affiliation":[{"name":"IBM,Poughkeepsie,NY"}]},{"given":"Iris","family":"Leefken","sequence":"additional","affiliation":[{"name":"IBM,Böblingen,Germany"}]},{"given":"Richard","family":"Serton","sequence":"additional","affiliation":[{"name":"IBM,Poughkeepsie,NY"}]},{"given":"Rajesh","family":"Veerabhadraiah","sequence":"additional","affiliation":[{"name":"IBM,Bangalore,India"}]},{"given":"Dureseti","family":"Chidambarrao","sequence":"additional","affiliation":[{"name":"IBM,Yorktown Heights,NY"}]},{"given":"Robert","family":"Arelt","sequence":"additional","affiliation":[{"name":"IBM,Poughkeepsie,NY"}]},{"given":"Matt","family":"Angyal","sequence":"additional","affiliation":[{"name":"IBM,Poughkeepsie,NY"}]},{"given":"Ben","family":"Trombley","sequence":"additional","affiliation":[{"name":"IBM,Poughkeepsie,NY"}]},{"given":"Arvind","family":"Haran","sequence":"additional","affiliation":[{"name":"IBM,Austin,TX"}]},{"given":"Stefan","family":"Hougardy","sequence":"additional","affiliation":[{"name":"University of Bonn,Bonn,Germany"}]},{"given":"Ben","family":"Klotz","sequence":"additional","affiliation":[{"name":"University of Bonn,Bonn,Germany"}]},{"given":"Rahul","family":"Rao","sequence":"additional","affiliation":[{"name":"IBM,Bangalore,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC49661.2025.10904558","article-title":"IBM Telum II: Next Generation 5.5GHz Microprocessor with On-Die Data Processing Unit and Improved AI Accelerator","volume-title":"ISSCC","author":"Strevig","year":"2025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731541"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371958"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0715"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007147"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/23.45434"},{"key":"ref7","article-title":"IBM Next Generation Processor and AI Accelerator","volume-title":"IEEE Hot Chips","author":"Berry","year":"2024"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2365032"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2962782"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904663.pdf?arnumber=10904663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T06:31:25Z","timestamp":1741329085000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904663\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904663","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}