{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:22:12Z","timestamp":1773840132372,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904724","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"186-188","source":"Crossref","is-referenced-by-count":2,"title":["9.5 A Sub-1V, 50mV Dropout LDO Using Pseudo-Impedance Buffer with Phase-Margin Improvement Design"],"prefix":"10.1109","author":[{"given":"Young-Jun","family":"Jeon","sequence":"first","affiliation":[{"name":"Sogang University,Seoul,Korea"}]},{"given":"Jeong-Hun","family":"Kim","sequence":"additional","affiliation":[{"name":"Sogang University,Seoul,Korea"}]},{"given":"Won-Gyu","family":"Kim","sequence":"additional","affiliation":[{"name":"Sogang University,Seoul,Korea"}]},{"given":"Sung-Wan","family":"Hong","sequence":"additional","affiliation":[{"name":"Sogang University,Seoul,Korea"}]}],"member":"263","reference":[{"key":"ref1","first-page":"414","article-title":"A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A\/mm2 Current Density and 1 mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS","author":"Jung","year":"2021","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2008.4523247"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2554400"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2020.2984815"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2948820"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310371"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3305614"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904724.pdf?arnumber=10904724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T06:32:55Z","timestamp":1741329175000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904724","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}