{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:43:44Z","timestamp":1774716224735,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904736","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"500-502","source":"Crossref","is-referenced-by-count":2,"title":["29.5 A 3nm 3.6GHz Dual-Port SRAM with Backend-RC Optimization and a Far-End Write-Assist Scheme"],"prefix":"10.1109","author":[{"given":"Hidehiro","family":"Fujiwara","sequence":"first","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Chang","family":"Zhao","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kinshuk","family":"Khare","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Hsin","family":"Nien","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Yu","family":"Lin","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Han","family":"Lin","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shan-Ru","family":"Liao","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenta","family":"Torigoe","sequence":"additional","affiliation":[{"name":"TSMC Design Technology Japan,Osaka,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shirleen","family":"Xia","sequence":"additional","affiliation":[{"name":"TSMC Design Technology Japan,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuichiro","family":"Ishii","sequence":"additional","affiliation":[{"name":"TSMC Design Technology Japan,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao-Yi","family":"Lin","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jhon-Jhy","family":"Liaw","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-Huei","family":"Chen","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Jen","family":"Liao","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Yung Jonathan","family":"Chang","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560339"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858411"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008851"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662415"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19573.2019.8993577"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870333"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062967"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/picmet.2001.951917"},{"key":"ref10","first-page":"200","article-title":"A 5GHz 7nm L1 cache memory compiler for high-speed computingand mobile applications","volume-title":"ISSCC","author":"Clinton","year":"2018"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310252"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904736.pdf?arnumber=10904736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T06:34:11Z","timestamp":1741329251000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904736","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}