{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T15:37:14Z","timestamp":1774021034876,"version":"3.50.1"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904793","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"406-408","source":"Crossref","is-referenced-by-count":9,"title":["T-REX: A 68-to-567\u03bcs\/Token 0.41-to-3.95\u03bcJ\/Token Transformer Accelerator with Reduced External Memory Access and Enhanced Hardware Utilization in 16nm FinFET"],"prefix":"10.1109","author":[{"given":"Seunghyun","family":"Moon","sequence":"first","affiliation":[{"name":"Columbia University,New York,NY"}]},{"given":"Mao","family":"Li","sequence":"additional","affiliation":[{"name":"Columbia University,New York,NY"}]},{"given":"Gregory K.","family":"Chen","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Phil C.","family":"Knag","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Ram Kumar","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}]},{"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[{"name":"Columbia University,New York,NY"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731686"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731645"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067360"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185403"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071027"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071047"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071081"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830277"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067615"},{"key":"ref10","first-page":"248","article-title":"MuITCIM: A 28nm 2.24uJ\/Token Attention-Token-Bit Hybrid Sparse Digital CIM-Based Accelerator for Multimodal Transformers","author":"Tu","year":"2023","journal-title":"ISSCC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185264"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3234893"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589057"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631391"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631541"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3312615"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3397189"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067817"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/cicc60959.2024.10529079"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454330"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176871"},{"key":"ref23","first-page":"C22","article-title":"A 0.9 pJ\/bit, 12.8 GByte\/s WideIO Memory Interface in a 3D-IC NoC-based MPSoC","volume-title":"IEEE Symp. VLSI Circuits","author":"Dutoit","year":"2013"},{"key":"ref24","article-title":"DictFormer: Tiny Transformer with Shared Dictionary","author":"Lou","year":"2022","journal-title":"ICLR"},{"key":"ref25","article-title":"An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale","author":"Dosovitskiy","year":"2021","journal-title":"arXiv"},{"key":"ref26","article-title":"R-Drop: Regularized Dropout for Neural Networks","author":"Liang","year":"2021","journal-title":"arXiv"},{"key":"ref27","article-title":"fairseq S2T: Fast Speech-to-Text Modeling with fairseq","author":"Wang","year":"2022","journal-title":"arXiv"},{"key":"ref28","article-title":"BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding","author":"Devlin","year":"2019","journal-title":"arXiv"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904793.pdf?arnumber=10904793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T06:09:38Z","timestamp":1741327778000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904793\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904793","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}