{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:59:33Z","timestamp":1783529973150,"version":"3.55.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,16]],"date-time":"2025-02-16T00:00:00Z","timestamp":1739664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,16]]},"DOI":"10.1109\/isscc49661.2025.10904813","type":"proceedings-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T18:33:12Z","timestamp":1741285992000},"page":"1-3","source":"Crossref","is-referenced-by-count":16,"title":["1.78mJ\/Frame 373fps 3D GS Processor Based on Shape-Aware Hybrid Architecture Using Earlier Computation Skipping and Gaussian Cache Scheduler"],"prefix":"10.1109","author":[{"given":"Xiaoyu","family":"Feng","sequence":"first","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hedi","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Tang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tongda","family":"Wu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58452-8_24"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3592433"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067447"},{"key":"ref4","first-page":"372","article-title":"NeuGPU: A 18.5 mJ\/lter Neural-Graphics Processing Unit for Instant-Modeling and Real-Time Rendering with Segmented-Hashing Architecture","author":"Ryu","year":"2024","journal-title":"ISSCC"},{"key":"ref5","first-page":"374","article-title":"Space-Mate: A 303.5 mW Real-Time Sparse Mixture-of-Experts-Based NeRF-SLAM Processor for Mobile Spatial Computing","author":"Park","year":"2024","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651385"}],"event":{"name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,2,16]]},"end":{"date-parts":[[2025,2,20]]}},"container-title":["2025 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10904417\/10904496\/10904813.pdf?arnumber=10904813","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T06:34:36Z","timestamp":1741329276000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10904813\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,16]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc49661.2025.10904813","relation":{},"subject":[],"published":{"date-parts":[[2025,2,16]]}}}