{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T21:06:23Z","timestamp":1772658383979,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174153,62222409"],"award-info":[{"award-number":["62174153,62222409"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11408963","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"218-220","source":"Crossref","is-referenced-by-count":0,"title":["A 0.65-to-1V-V\n                    <sub>DD<\/sub>\n                    10.5-to-11.85GHz Fractional-N Sampling PLL Achieving 71.47fs Integrated Jitter and &lt;-60dBc Near-Integer Fractional Spur in 40nm CMOS"],"prefix":"10.1109","author":[{"given":"Yixi","family":"Li","sequence":"first","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junjie","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinyu","family":"Shen","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Yang","sequence":"additional","affiliation":[{"name":"Westlake University,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nanjian","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liyuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3514870"},{"key":"ref3","first-page":"554","article-title":"34.1 A 65fs ${}_{\\text{rms }}$-Jitter and \u2212272 dB -FoM ${}_{\\text{jitter, } N}$ 10.1GHz Fractional-N Digital PLL with a Quantization-Error-Compensating BBPD and an Orthogonal-Polynomial LMS Calibration","volume-title":"ISSCC","author":"Chae","year":"2025"},{"key":"ref4","first-page":"196","article-title":"10.5 A $76 \\text{fs}_{\\text{rms}_{\\text{sm}}}$-Jitter and \u221265dBc-Fractional-Spur Fractional-N Sampling PLL Using a Nonlinearity-Replication Technique","volume-title":"ISSCC","author":"Shin","year":"2024"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3297618"},{"key":"ref6","first-page":"380381","article-title":"A $2.6-\\text{to}-4.1 \\text{GHz}$ Fractional-N Digital PLL Based on a Time-Mode Arithmetic Unit Achieving \u2212249.4 dB FoM and \u221259 dBc Fractional Spurs","volume-title":"ISSCC","author":"Gao","year":"2022"},{"key":"ref7","first-page":"78","article-title":"A 76.7fs-Integrated-Jitter and \u221271.9 dBc In-Band Fractional-Spur Bang-Bang Digital PLL Based on an Inverse-Constant Slope DTC and FCW Subtractive Dithering","volume-title":"ISSCC","author":"Dartizio","year":"2023"},{"key":"ref8","first-page":"188","article-title":"An 8.75 GHz Fractional-N Digital PLL with a Reverse-Concavity Variable-Slope DTC Achieving $57.3 \\text{fs}_{\\text{rms}}$ Integrated Jitter and \u2212252.4 dB FoM","volume-title":"ISSCC","author":"Rossoni","year":"2024"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454284"},{"key":"ref10","first-page":"111","article-title":"A $16-22$ GHz Fractional-N PLL in 8nm FinFET with $68 \\text{fs}_{\\text{rms}}$ Jitter","author":"Wu","year":"2025","journal-title":"IEEE RFIC"},{"key":"ref11","first-page":"1","article-title":"A 37.5fs-rms Jitter and \u2212254.1dB FoM Fractional-N Sampling PLL with Reference-Phase-Selection and Complementary-DTC Achieving $8 \\times$ DTC Range Reduction and Zero DTC Delay Offset","author":"Liu","year":"2025","journal-title":"IEEE CICC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3358564"},{"key":"ref13","first-page":"338","article-title":"A 0.65 V -V $\\mathrm{V}_{\\text{DD}} 10.4$-to-11.8 GHz Fractional-N Sampling PLL Achieving $73.8 \\text{fs}_{\\text{rms }}$ Jitter, \u2212271.5 dB FoM ${}_{\\mathrm{N}}$, and \u221261 dBc in-Band Fractional Spur in 40 nm CMOS","author":"Shen","year":"2025","journal-title":"ISSCC"},{"key":"ref14","first-page":"1","article-title":"A 6.8-to-14.4GHz Octave-Tuning Fractional-N Charge-Pump PLL with Slide-Dithering-Based Background DTC Nonlinearity Calibration for Near-Integer Fractional Spur Mitigation Achieving 78fs RMS Jitter and \u2212258.6dB FoM ${}_{\\mathrm{T}}$","author":"Ye","year":"2024","journal-title":"IEEE CICC"},{"key":"ref15","first-page":"266","article-title":"A 0.45 V 0.72mW 2.4 GHz Bias-Current-Free Fractional-N Hybrid PLL Using a Voltage-Mode Phase Interpolator in 28nm CMOS","volume-title":"ISSCC","author":"Feng","year":"2024"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2878836"},{"key":"ref17","first-page":"1","article-title":"A 0.55 mW Fractional-N PLL with a DC-DC Powered Class-D VCO Achieving Better than \u221266dBc Fractional and Reference Spurs for NB-IoT","author":"Kooshkaki","year":"2020","journal-title":"IEEE CICC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2021.3059484"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2936967"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11408963.pdf?arnumber=11408963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:26Z","timestamp":1772657246000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11408963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11408963","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}