{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T13:57:46Z","timestamp":1772632666969,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFA0717700"],"award-info":[{"award-number":["2021YFA0717700"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11408977","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"626-628","source":"Crossref","is-referenced-by-count":0,"title":["37.2 A 47.0Tb\/s\/mm 112Gb\/s\/pin PAM4 Single-Ended Transceiver Featuring 4-Aggressor Crosstalk Cancellation and Supply-Noise Tolerance for Short-Reach Memory Interfaces"],"prefix":"10.1109","author":[{"given":"Qian","family":"Liu","sequence":"first","affiliation":[{"name":"Nanjing University,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiheng","family":"Hui","sequence":"additional","affiliation":[{"name":"Nanjing University,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanlin","family":"Nong","sequence":"additional","affiliation":[{"name":"Nanjing University,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Ma","sequence":"additional","affiliation":[{"name":"Nanjing University,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiwei","family":"Xu","sequence":"additional","affiliation":[{"name":"Nanjing University,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Hu","sequence":"additional","affiliation":[{"name":"Nanjing University,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinpeng","family":"Zhu","sequence":"additional","affiliation":[{"name":"Nanjing University,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Quan","family":"Wang","sequence":"additional","affiliation":[{"name":"T-Head (Shanghai) Semiconductor Co., Ltd.,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Wang","sequence":"additional","affiliation":[{"name":"T-Head (Shanghai) Semiconductor Co., Ltd.,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Du","sequence":"additional","affiliation":[{"name":"Nanjing University,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Du","sequence":"additional","affiliation":[{"name":"Nanjing University,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"348","article-title":"An 8Gb GDDR6X DRAM Achieving 22 Gb\/s\/pin with Single-Ended PAM4 Signaling","volume-title":"ISSCC","author":"Hollis","year":"2021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904551"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063162"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3401213"},{"key":"ref5","first-page":"394","article-title":"A 0.275 pJ\/b 42 Gb\/s\/pin Clock-Referenced PAM3 Transceiver Tolerant to Supply Noise, Reference Offset and Crosstalk for Chiplets and Short-Reach Memory Interfaces","volume-title":"ISSCC","author":"Kim","year":"2025"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3232024"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454320"},{"key":"ref8","first-page":"29","article-title":"A Low-Jitter PLL and Repeaterless Clock Distribution Network for a 20 Gb\/s Link","volume-title":"IEEE Symp. VLSI Circuits","author":"O\u2019Mahony","year":"2006"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2019.2894104"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731740"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3261125"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631466"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11408977.pdf?arnumber=11408977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:08:44Z","timestamp":1772608124000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11408977\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11408977","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}