{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T21:07:00Z","timestamp":1772658420873,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2023YFB4403500,2024YFB3108103"],"award-info":[{"award-number":["2023YFB4403500,2024YFB3108103"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274102"],"award-info":[{"award-number":["62274102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409007","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"434-436","source":"Crossref","is-referenced-by-count":0,"title":["25.6 A 17%\/27% Area-\/Energy-Overhead Glitch-Transition Secure SHA-3 Engine Fusing Dual-Rail Precharge Logic and Asymmetric Masking"],"prefix":"10.1109","author":[{"given":"Cankun","family":"Zhao","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Hanyue","family":"Shui","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Bohan","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Wenping","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Yuluan","family":"Cao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Zhang","family":"Hou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Yuqi","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Xiangdong","family":"Han","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Shuying","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Weinan","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Hanning","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Jinjiang","family":"Yang","sequence":"additional","affiliation":[{"name":"Wuxi Research Institute of Applied Technologies, Tsinghua University,Beijing,China"}]},{"given":"Min","family":"Zhu","sequence":"additional","affiliation":[{"name":"Micro Innovation Integrated Circuit Design,Wuxi,China"}]},{"given":"Aoyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","article-title":"SHA-3 Standard: PermutationBased Hash and Extendable-Output Functions","year":"2015","journal-title":"FIPS 202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662528"},{"key":"ref3","first-page":"514","article-title":"A 28nm 48KOPS 3.4\u03bcJ\/Op Agile Crypto-Processor for Post-Quantum Cryptography on Multi-Mathematical Problems","volume-title":"ISSCC","author":"Zhu","year":"2022"},{"key":"ref4","first-page":"800","article-title":"SHA-3 Derived Functions: cSHAKE, KMAC, TupleHash and ParallelHash","author":"Kelsey","year":"2016","journal-title":"NIST SP 800\u2013185"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7418021"},{"issue":"3","key":"ref6","doi-asserted-by":"crossref","first-page":"243","DOI":"10.46586\/tches.v2020.i3.243-268","article-title":"Single-Trace Attacks on Keccak","volume":"2020","author":"Kannwischer","year":"2020","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-41383-4_5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/reconfig.2014.7032549"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-97348-3_1"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38348-9_9"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1007\/978-3-319-21476-4_15","article-title":"Towards Evaluating DPA Countermeasures for KECCAK on a Real ASIC","author":"Muehlberghuber","year":"2015","journal-title":"Constructive Side-Channel Analysis and Secure Design (COSADE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08302-5_13"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i4.231-257"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i4.388-411"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i3.708-755"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/dsd.2017.21"},{"key":"ref17","first-page":"1","article-title":"A $2455 \\mu \\mathrm{m}^{2} 1.7 \\text{Gbps}$ Side-Channel Attack-Resistant Masked HMACSHA256 Accelerator in Intel 4 CMOS","author":"Taneja","year":"2025","journal-title":"IEEE CICC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454574"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365978"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3338467.3358950"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i3.290-329"},{"issue":"3","key":"ref22","doi-asserted-by":"crossref","first-page":"89","DOI":"10.46586\/tches.v2018.i3.89-120","article-title":"Composable Masking Schemes in the Presence of Physical Defaults & the Robust Probing Model","volume":"2018","author":"Faust","year":"2018","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_32"},{"issue":"2","key":"ref24","doi-asserted-by":"crossref","first-page":"300","DOI":"10.46586\/tches.v2020.i2.300-326","article-title":"Low-Latency Hardware Masking with Application to AES","volume":"2020","author":"Sasdrich","year":"2020","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i4.451-482"},{"key":"ref26","article-title":"A Testing Methodology for Side Channel Resistance Validation","volume-title":"NIST Non-Invasive Attack Testing Workshop","author":"Goodwill","year":"2011"},{"key":"ref27","first-page":"495","article-title":"Leakage Assessment Methodology: A Clear Roadmap for SideChannel Evaluations","author":"Schneider","year":"2015","journal-title":"Cryptographic Hardware and Embedded Systems (CHES)"},{"key":"ref28","author":"Banerjee","year":"2025","journal-title":"Writing a Good Security Paper for ISSCC (2025)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i1.123-145"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_8"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409007.pdf?arnumber=11409007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:32Z","timestamp":1772657252000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409007","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}