{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T14:10:36Z","timestamp":1772633436871,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics Co., Ltd.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003661","name":"Korea Institute for Advancement of Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003661","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409032","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"638-640","source":"Crossref","is-referenced-by-count":0,"title":["A 0.87pJ\/b 17Gb\/s\/pin Parallel Receiver with a Local DQS Recovery for a Supply-Noise-Tolerant DQS Distribution in High-Performance NAND Flash Interfaces"],"prefix":"10.1109","author":[{"given":"Byeong-Chan","family":"Kim","sequence":"first","affiliation":[{"name":"Pohang University of Science and Technology,Pohang,Korea"}]},{"given":"Kyongsu","family":"Lee","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology,Pohang,Korea"}]},{"given":"Dongjun","family":"Park","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology,Pohang,Korea"}]},{"given":"Jung-June","family":"Park","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Chiweon","family":"Yoon","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology,Pohang,Korea"}]},{"given":"Seon-Kyoo","family":"Lee","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology,Pohang,Korea"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"JESD230G: JEDEC Standard NAND Flash Interface Interoperability","year":"2024"},{"key":"ref2","first-page":"506","article-title":"A 1Tb 3b\/cell3D-Flash Memory with a 29%-lmproved-Energy-Efficiency Read Operation and 4.8Gb\/s Power-Isolated Low-Tapped-Termination I\/Os","volume-title":"ISSCC","author":"Yanagidaira","year":"2025"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904601"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454558"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454354"},{"key":"ref6","first-page":"166","article-title":"A command-aware hybrid LDO for advanced HBM interfaces with 150 \u00b5A quiescent current and 20 pF on-chip capacitor achieving sub-10 mV voltage droop in 400 ps settling time","volume-title":"ISSCC","author":"Kim","year":"2025"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904689"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454560"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662509"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3433026"},{"key":"ref11","first-page":"396","article-title":"An 850\u00b5W 2-to-5GHz Jitter-Filtering and Instant-Toggling Injection-Locked Ouadrature-Clock Generator for Low-Power Clock Distribution in HBM Interfaces","volume-title":"ISSCC","author":"Seo","year":"2025"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731682"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2025.3532963"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063140"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409032.pdf?arnumber=11409032","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:22:14Z","timestamp":1772608934000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409032\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409032","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}