{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T13:57:05Z","timestamp":1772632625426,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100020595","name":"NSTC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100020595","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409052","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"520-522","source":"Crossref","is-referenced-by-count":0,"title":["30.5 A 16nm 72kb 120.5TFLOPS\/W Versatile-Format Dual-Representation Gain-Cell CIM Macro for General Purpose AI Tasks"],"prefix":"10.1109","author":[{"given":"Jen-Chun","family":"Tien","sequence":"first","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Win-San","family":"Khwa","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research,Hsinchu,Taiwan"}]},{"given":"Le-Jung","family":"Hsieh","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Tsung-Han","family":"Lou","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Jyun-Cheng","family":"Bai","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Yu-Sheng","family":"Kao","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Ting-Hao","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Mai","family":"Tseng","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Hung-Hsi","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Yao-Kai","family":"Yeh","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"De-Qi","family":"You","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Ashwin Sanjay","family":"Lele","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research,San Jose,CA"}]},{"given":"Brian","family":"Crafton","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research,San Jose,CA"}]},{"given":"Bo","family":"Zhang","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research,San Jose,CA"}]},{"given":"Ping-Sheng","family":"Wu","sequence":"additional","affiliation":[{"name":"TSMC Corporate Research,Hsinchu,Taiwan"}]},{"given":"Ya-Tang","family":"Yang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Chung-Chuan","family":"Lo","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Ren-Shuo","family":"Liu","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/arith64983.2025.00011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/fccm62733.2025.00035"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir65189.2025.11075114"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/iceic64972.2025.10879742"},{"key":"ref5","first-page":"250","article-title":"A 22nm 104.5TOPS\/W \u03bc-NMC-$\\Delta$-IMC Heterogeneous STT-MRAM CIM Macro for Noise-Tolerant Bayesian Neural Networks","volume-title":"ISSCC","author":"You","year":"2025"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904606"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904738"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904702"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904659"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904646"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454567"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454447"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454278"},{"key":"ref14","first-page":"572","article-title":"A $3 \\text{nm}, 32.5 \\text{TOPS} \/ \\mathrm{W}, 55.0 \\text{TOPS} \/ \\text{mm}^{2}$ and $3.78 \\text{Mb} \/ \\text{mm}^{2}$ Fully-Digital Compute-in-Memory Macro Supporting INT12 $\\times$ INT12 with a Parallel-MAC Architecture and Foundry 6T-SRAM Bit Cell","volume-title":"ISSCC","author":"Fujiwara","year":"2024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454489"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454313"},{"key":"ref17","first-page":"578","article-title":"A $28 \\text{nm} 2.4 \\text{Mb} \/ \\text{mm}^{2} 6.9-16.3 \\text{TOPS} \/ \\text{mm}^{2}$ eDRAM-LUT-Based Digital-Computing-in-Memory Macro with In-Memory Encoding and Refreshing","volume-title":"ISSCC","author":"He","year":"2024"},{"key":"ref18","first-page":"580","article-title":"A 22 nm 16 Mb Floating-Point ReRAM Compute-in-Memory Macro with 31.2TFLOPS\/W for AI Edge Devices","volume-title":"ISSCC","author":"Wen","year":"2024"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir65189.2025.11075215"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir65189.2025.11074985"},{"key":"ref21","first-page":"1","article-title":"CELLA: A 28nm Compute-Memory Co-Optimized Real-Time Digital CIMBased Edge LLM Accelerator with 1.78 ms -Response in Prefill and 31.32 token\/s in Decoding","volume-title":"IEEE Symp. VLSI Circuits","author":"Wu","year":"2025"},{"key":"ref22","first-page":"360","article-title":"NVE: A 3 nm 23.2TOPS\/W 12b-Digital-CIM-Based Neural Engine for HighResolution Visual-Quality Enhancement on Smart Devices","volume-title":"ISSCC","author":"Shih","year":"2024"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067269"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/iscas58744.2024.10558433"},{"key":"ref25","first-page":"1","article-title":"Fourier Neural Operator for Parametric Partial Differential Equations","author":"Li","year":"2021","journal-title":"arXiv preprint"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2022.3202747"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240803"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/micro61859.2024.00118"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/dac63849.2025.11132989"},{"key":"ref30","first-page":"51","volume-title":"Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog","author":"Mano","year":"2017"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409052.pdf?arnumber=11409052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:03:29Z","timestamp":1772607809000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409052\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409052","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}