{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T22:10:28Z","timestamp":1784239828619,"version":"3.55.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4401301"],"award-info":[{"award-number":["2022YFB4401301"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409057","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"632-634","source":"Crossref","is-referenced-by-count":0,"title":["A 16Gb\/s\/pin 0.51pJ\/b Single-Ended NRZ Transceiver with Distributed Dual-Loop V\n                    <sub>DDQ<\/sub>\n                    -Ripple Compensation and Dynamic Clock Duty-Cycle Calibration for Memory Interfaces"],"prefix":"10.1109","author":[{"given":"Yuchen","family":"He","sequence":"first","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yunbin","family":"Luo","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yunzhengmao","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tengyue","family":"Yi","sequence":"additional","affiliation":[{"name":"ZhangJiang Laboratory,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Jiang","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chixiao","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi","family":"Liu","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenning","family":"Jiang","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3338478"},{"key":"ref2","first-page":"590","article-title":"A $0.29 \\text{pJ} \/ \\mathrm{b} 5.27 \\text{Tb} \/ \\mathrm{s} \/ \\text{mm}$ UCle Advanced Package Link in 3 nm FinFET with 2.5D CoWoS Packaging","author":"Melek","year":"2025","journal-title":"ISSCC"},{"key":"ref3","first-page":"114","article-title":"A $4 \\text{nm} 32 \\text{Gb} \/ \\mathrm{s} 8 \\text{Tb} \/ \\mathrm{s} \/ \\text{mm}$ Die-to-Die Chiplet Using NRZ Single-Ended Transceiver with Equalization Schemes and Training Techniques","volume-title":"ISSCC","author":"Seong","year":"2023"},{"key":"ref4","first-page":"404","article-title":"A $4 \\text{nm} 16 \\text{Gb} \/ \\mathrm{s} \/$ pin Single-Ended PAM4 Parallel Transceiver with Switching-Jitter Compensation and Transmitter Optimization","volume-title":"ISSCC","author":"Jin","year":"2023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2025.3557795"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3375858"},{"key":"ref7","first-page":"248","article-title":"A $25.2 \\text{Gb} \/ \\mathrm{s} \/$ pin NRZ\/PAM-3 Dual-Mode Transmitter with Embedded Partial DBI Achieving a 133% I\/O Bandwidth\/Pin Efficiency and 19.3% DBI Efficiency","volume-title":"ISSCC","author":"Han","year":"2024"},{"key":"ref8","first-page":"232","article-title":"A $35.4 \\text{Gb} \/ \\mathrm{s} \/$ pin 16 Gb GDDR7 with a Low-Power Clocking Architecture and PAM3 IO Circuitry","volume-title":"ISSCC","author":"Yang","year":"2024"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2018.8357021"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc58667.2023.10348011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063140"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2013.2289897"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2000.852848"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2006.1696273"},{"key":"ref15","first-page":"27","article-title":"A $1.1 \\mathrm{V} 6.4 \\text{Gb} \/ \\mathrm{s} \/$ pin $24-\\text{Gb}$ DDR5 SDRAM with a Highly-Accurate Duty Corrector and NBTI-Tolerant DLL","volume-title":"ISSCC","author":"Kwon","year":"2023"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/asscc.2008.4708780"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409057.pdf?arnumber=11409057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T21:46:11Z","timestamp":1784238371000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409057","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}