{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T21:07:13Z","timestamp":1772658433369,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018058","name":"SK hynix Inc.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018058","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409122","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"270-272","source":"Crossref","is-referenced-by-count":0,"title":["15.9 A 48Gb\/s 24Gb GDDR7 DRAM for Mid-Range Inference AI with Symmetric 2CH-Mode Operation, Clock-Path Optimization, and RAS Features"],"prefix":"10.1109","author":[{"given":"Hyunsu","family":"Park","sequence":"first","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungkwon","family":"Lee","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyunghoon","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinyoup","family":"Cha","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyeongjun","family":"Ko","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehyeok","family":"Yang","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seongjin","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngtaek","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minsoo","family":"Park","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gangsik","family":"Lee","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keonho","family":"Lee","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghoon","family":"Lee","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiseok","family":"Lee","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyunam","family":"Jeon","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sera","family":"Jeong","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongsuk","family":"Joo","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehoon","family":"Cha","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seonwoo","family":"Hwang","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seulgi","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eunji","family":"Song","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junghwan","family":"Ji","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byungjun","family":"Kang","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boram","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangyeon","family":"Byeon","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hankyu","family":"Chi","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyungsoo","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonghwan","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"232","article-title":"A 35.4-Gb\/s\/pin 16-Gb GDDR7 with a low-power clocking architecture and PAM3 IO circuitry","volume-title":"ISSCC","author":"Yang","year":"2023"},{"key":"ref2","first-page":"508","article-title":"A 24Gb 42.5Gb\/s GDDR7 DRAM with low-power WCK distribution, R\/C optimized dual-emphasis TX, and voltage\/time margin enhancement with power reduction","volume-title":"ISSCC","author":"Kim","year":"2025"},{"key":"ref3","year":"2024","journal-title":"Graphics Double Data Rate 7 SGRAM Standard (GDDR7), Standard JESD239.01, JEDEC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tc.1982.1676056"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409122.pdf?arnumber=11409122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:34Z","timestamp":1772657254000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409122\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409122","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}