{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T14:12:00Z","timestamp":1772633520867,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409125","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"470-472","source":"Crossref","is-referenced-by-count":0,"title":["A 14GHz Ring-Based 3\n                    <sup>rd<\/sup>\n                    -Order Fractional-N PLL with 164fs\n                    <sub>rms<\/sub>\n                    Jitter and a 100MHz Reference"],"prefix":"10.1109","author":[{"given":"Zhaochen","family":"Zhu","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology,Guangzhou,China"}]},{"given":"Qingxuan","family":"Lin","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology,Guangzhou,China"}]},{"given":"Zhiqiang","family":"Huang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology,Guangzhou,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067748"},{"key":"ref2","first-page":"376","article-title":"A Cascaded PLL (LC-PLL + RO-PLL) with a Programmable Double Realignment Achieving 204fs Integrated Jitter (100 kHz to 100 MHz) and \u221272 dB Reference Spur","author":"Tsai","year":"2022","journal-title":"ISSCC"},{"key":"ref3","first-page":"138","article-title":"A 69.3fs Ring-Based Sampling-PLL Achieving 6.8GHz-14GHz and \u221254.4 dBc Spurs Under 50 mV Supply Noise","author":"Khalil","year":"2024","journal-title":"ISSCC"},{"key":"ref4","first-page":"40","article-title":"A $4.2 \\mu \\mathrm{s}$-Settling-Time 3rd-Order 2.1 GHz Phase-Noise-Rejection PLL Using a Cascaded Time-Amplified Clock-Skew Sub-Sampling DLL","author":"Huang","year":"2016","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2017.2779514"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3111134"},{"key":"ref7","first-page":"1","article-title":"A 5 GHz Fractional-N PLL with 97fsrms Jitter and \u2212255.3 dB FoM","author":"Huang","year":"2024","journal-title":"IEEE VLSI Tech. & Circuits"},{"key":"ref8","first-page":"1","article-title":"A 6.4 GHz Fractional-N PLL with 96.6fsrms Jitter and \u2212257.4 dB FoM","author":"Huang","year":"2025","journal-title":"IEEE VLSI Tech. & Circuits"},{"key":"ref9","first-page":"336","article-title":"A 27 GHz Fractional-N Sub-Sampling PLL Achieving 57.9fsrms Jitter, \u2212249.7 dB FoM, and $1.98 \\mu \\mathrm{S}$ Locking Time Using Polarity-Reversible SSPD","author":"Li","year":"2025","journal-title":"ISSCC"},{"key":"ref10","first-page":"270","article-title":"A 25.4-to-29.5GHz 10.2mW Isolated Sub-Sampling PLL Achieving 252.9 dB Jitter-Power FoM and \u221263dBc Reference Spur","author":"Yang","year":"2019","journal-title":"ISSCC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2017.2768411"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904636"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731646"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365798"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2019.8780235"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3143468"},{"key":"ref17","first-page":"270","article-title":"A \u221258dBc-Worst-Fractional-Spur and \u2212234 dB-FoMjitter Ring-DCO-Based Fractional-N DPLL Using a Time-Invariant-Probability Modulator, Generating a Nonlinearity-Robust DTC-Control Word","author":"Seong","year":"2020","journal-title":"ISSCC"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409125.pdf?arnumber=11409125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:32:09Z","timestamp":1772609529000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409125","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}