{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T15:39:39Z","timestamp":1783784379085,"version":"3.55.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62488101,62222119,62025406"],"award-info":[{"award-number":["62488101,62222119,62025406"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409184","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"524-526","source":"Crossref","is-referenced-by-count":1,"title":["A 1.2GHz 12.77GB\/s\/mm\n                    <sup>2<\/sup>\n                    3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications"],"prefix":"10.1109","author":[{"given":"Yue","family":"Cao","sequence":"first","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinghao","family":"Jiang","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haijun","family":"Jiang","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qian","family":"Zhang","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuanzhi","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinhui","family":"Cheng","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhongze","family":"Han","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiping","family":"Jiang","sequence":"additional","affiliation":[{"name":"Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fengguo","family":"Zuo","sequence":"additional","affiliation":[{"name":"Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Song","family":"Wang","sequence":"additional","affiliation":[{"name":"Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fujun","family":"Bai","sequence":"additional","affiliation":[{"name":"Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yixin","family":"Guo","sequence":"additional","affiliation":[{"name":"Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chunmeng","family":"Dou","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianguo","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hangbing","family":"Lv","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi","family":"Liu","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Fudan University,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"194","article-title":"H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference","volume-title":"ISCA","author":"Li","year":"2025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2018.2857044"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2019.8875680"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365862"},{"key":"ref5","first-page":"176","article-title":"A 1ynm 1.25 V 8Gb, $16 \\text{Gb} \/ \\mathrm{s} \/$ pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications","volume-title":"ISSCC","author":"Lee","year":"2022"},{"key":"ref6","first-page":"462","article-title":"184 QPS\/W $64 \\text{Mb} \/ \\text{mm}^{2}$ 3D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System","volume-title":"ISSCC","author":"Niu","year":"2022"},{"key":"ref7","first-page":"612613","article-title":"SHINSAI: A 586 mm 2 Reusable Active TSV Interposer with Programmable Interconnect Fabric and 512Mb 3D Underdeck Memory","volume-title":"ISSCC","author":"Jiao","year":"2025"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409184.pdf?arnumber=11409184","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:31Z","timestamp":1772657251000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409184\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409184","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}