{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T13:48:07Z","timestamp":1772632087677,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409207","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"528-530","source":"Crossref","is-referenced-by-count":0,"title":["30.9 A 147TOPS\/W, 250TOPS\/mm\n                    <sup>2<\/sup>\n                    , Fully Synthesizable, Digital Compute-in-Memory Accelerator Supporting INT8\u00d7INT8 with Zero-Point Quantization in Intel 18A Technology"],"prefix":"10.1109","author":[{"given":"Amit","family":"Agarwal","sequence":"first","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven K.","family":"Hsu","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark A.","family":"Anders","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arnab","family":"Raha","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepak A.","family":"Mathaikutty","sequence":"additional","affiliation":[{"name":"Intel,Chandler,AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir65189.2025.11075006"},{"key":"ref2","first-page":"132","article-title":"A $4 \\text{nm} 6163$-TOPS $\/\\mathrm{W} \/ \\mathrm{b} 4790$-TOPS $\/\\text{mm}^{2} \/ \\mathrm{b}$ SRAM Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update","volume-title":"ISSCC","author":"Mori","year":"2023"},{"key":"ref3","first-page":"260","article-title":"A 40-310TOPS\/W SRAM-Based All-Digital Up to 4b In-Memory Computing Multi-Tiled NN Accelerator in FD-SOI 18 nm for Deep-Learning Edge Applications","volume-title":"ISSCC","author":"Desoli","year":"2023"},{"key":"ref4","first-page":"572","article-title":"A $3 \\text{nm}, 32.5 \\text{TOPS} \/ \\mathrm{W}, 55.0 \\text{TOPS} \/ \\text{mm}^{2}$ and $3.78 \\text{Mb} \/ \\text{mm}^{2}$ Fully-Digital Compute-in-Memory Macro Supporting INT12 \u00d7 INT12 with a Parallel-MAC Architecture and Foundry 6T-SRAM Bit Cell","volume-title":"ISSCC","author":"Fujiwara","year":"2024"},{"key":"ref5","first-page":"1","article-title":"A 3 nm 125 Tops\/W-29 TFLOPS\/W, 90 TOPS\/ $\\text{mm}^{2}-17$ TFLOPS\/mm2 SRAM-Based INT8 and FP16 Digital-CIM Compiler with Multi-Weight Update\/Cycle","volume-title":"IEEE Symp. VLSI Circuits","author":"Mori","year":"2025"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409207.pdf?arnumber=11409207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T06:50:35Z","timestamp":1772607035000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409207\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409207","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}