{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T13:57:09Z","timestamp":1772632629889,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409253","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"342-344","source":"Crossref","is-referenced-by-count":0,"title":["A High Back-Off Efficiency Unequal-Stacked Doherty Power Amplifier Achieving 16.7dBm P\n                    <sub>avg<\/sub>\n                    in a 22nm FDSOI CMOS Technology for 5G FR2 Applications"],"prefix":"10.1109","author":[{"given":"Seungwon","family":"Park","sequence":"first","affiliation":[{"name":"Samsung Electronics,Seoul,Korea"}]},{"given":"Jooseok","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Seoul,Korea"}]},{"given":"Seungjae","family":"Baek","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Seoul,Korea"}]},{"given":"Taewan","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Seoul,Korea"}]},{"given":"Yifei","family":"Chen","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Seoul,Korea"}]},{"given":"Sehyug","family":"Jeon","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Seoul,Korea"}]},{"given":"Sung-gi","family":"Yang","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Seoul,Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tmtt.2025.3544620"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310358"},{"key":"ref3","first-page":"174","article-title":"A High-Efficiency 28 GHz Outphasing PA with 23 dBm Output Power Using a Triaxial Balun Combiner","volume-title":"ISSCC","author":"Rabet","year":"2018"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3175685"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2025.3532578"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tmtt.2024.3365697"},{"issue":"11","key":"ref7","first-page":"4870","article-title":"A $1.8-3.8-\\text{GHz}$ Power Amplifier With 40% Efficiency at $8-\\text{dB}$ Power Back-Off","volume":"66","author":"Saad","year":"2018","journal-title":"IEEE TMTT"},{"key":"ref8","first-page":"356","article-title":"A Doherty-Like Load-Modulated Balanced Power Amplifier Achieving 15.5 dBm Average $\\mathrm{P}_{\\text{out }}$ and 20% Average PAE at a Data Rate of $18 \\text{Gb} \/ \\mathrm{s}$ in 28 nm CMOS","volume-title":"ISSCC","author":"Quaje","year":"2021"},{"key":"ref9","first-page":"464466","article-title":"A 24-to-29GHz Compact Transmit\/Receive Front-End Module Featuring an Asymmetric Doherty Power Amplifier and $0.22 \\text{mm}^{2}$ Area","volume-title":"ISSCC","author":"Zhang","year":"2025"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3148044"},{"key":"ref11","first-page":"522","article-title":"A 24.25-to-29.5GHz Extremely Compact Doherty Power Amplifier with Differential-Breaking Phase Offset Achieving 23.7% PAE ${}_{\\text{avg }}$ for 5G Base-Station Transceivers","volume-title":"ISSCC","author":"Oh","year":"2024"},{"key":"ref12","first-page":"96","article-title":"A 22nm FDSOI CMOS-Based Compact 3-Stack Doherty Power Amplifier with a Stacked OPA-Based Bias Scheme Achieving $>16.5 \\text{dBm} \\mathrm{P}_{\\text{avg }}$ for 5G FR2 Applications","volume-title":"ISSCC","author":"Lee","year":"2025"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904694"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454274"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409253.pdf?arnumber=11409253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:03:31Z","timestamp":1772607811000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409253\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409253","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}