{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,3]],"date-time":"2026-08-03T20:02:27Z","timestamp":1785787347414,"version":"3.56.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92364202,62488101,62404249"],"award-info":[{"award-number":["92364202,62488101,62404249"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409272","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"514-516","source":"Crossref","is-referenced-by-count":2,"title":["A 12nm 4Mb 104.56-to-137.75TFLOPS\/W Charge-Trap Transistor-Based Computing-in-Memory Macro Using Analog-Predict-Digital-Compute for AI Edge Devices"],"prefix":"10.1109","author":[{"given":"Junzhe","family":"Shen","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhidao","family":"Zhou","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenfeng","family":"Zha","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhi","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weizeng","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bohan","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junyu","family":"Zhu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanghang","family":"Gao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhongze","family":"Han","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiman","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Linfang","family":"Wang","sequence":"additional","affiliation":[{"name":"Columbia University,New York,NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongyang","family":"Hu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qing","family":"Luo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chunmeng","family":"Dou","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2024.3373763"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref3","first-page":"250","article-title":"A 22 nm 104.5TOPS\/W \u03bc-NMC-\u0394-IMC Heterogeneous STT-MRAM CIM Macro for Noise-Tolerant Bayesian Neural Networks","author":"You","year":"2025","journal-title":"ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454372"},{"key":"ref5","first-page":"580","article-title":"A 22 nm 16 Mb Floating-Point ReRAM Compute-in-Memory Macro with 31.2TFLOPS\/W for Al Edge Devices","author":"Wen","year":"2024","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067610"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067339"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2017.2784760"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45625.2022.10019527"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2018.8502415"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/led.2016.2633490"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-025-08639-2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904738"},{"key":"ref14","first-page":"1","author":"Wang","year":"2025","journal-title":"Optimizing Large Language Model Training Using FP4 Quantization"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310392"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2889106"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9163035"},{"key":"ref18","first-page":"222","article-title":"A 22 nm 32 Mb Embedded STT-MRAM with 10 ns Read Speed, 1 M Cycle Write Endurance, 10 Years Retention at 150\u00b0 C and High Immunity to Magnetic Field Interference","author":"Chih","year":"2020","journal-title":"ISSCC"},{"key":"ref19","first-page":"212","article-title":"A $3.6 \\text{Mb} 10.1 \\text{Mb} \/ \\text{mm}^{2}$ Embedded Non-Volatile ReRAM Macro in 22 nm FinFET Technology with Adaptive Forming\/Set\/Reset Schemes Yielding Down to 0.5 V with Sensing Time of 5ns at 0.7V","author":"Jain","year":"2019","journal-title":"ISSCC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067837"},{"key":"ref21","first-page":"336","article-title":"A 14 nm -FinFET 1Mb Embedded 1T1R RRAM with a $0.022 \\mu ~\\mathrm{m}^{2}$ Cell Size Using Self-Adaptive Delayed Termination and Multi-Cell Reference","volume-title":"ISSCC","author":"Yang","year":"2021"},{"key":"ref22","first-page":"288","article-title":"A 32 Mb RRAM in a 12 nm FinFet Technology with a $0.0249 \\mu ~\\mathrm{m}^{2}$ Bit-Cell, a $3.2 ~\\text{GB} \/ \\mathrm{S}$ Read Throughput, a 10 KCycle Write Endurance and a 10-Year Retention at 105\u00b0 C","author":"Huang","year":"2024","journal-title":"ISSCC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904646"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454278"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409272.pdf?arnumber=11409272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:23:10Z","timestamp":1772608990000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409272","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}