{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,3]],"date-time":"2026-08-03T20:02:21Z","timestamp":1785787341658,"version":"3.56.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2022ZD0118903"],"award-info":[{"award-number":["2022ZD0118903"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62474128,U22A2013,U24A20291"],"award-info":[{"award-number":["62474128,U22A2013,U24A20291"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409281","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"518-520","source":"Crossref","is-referenced-by-count":1,"title":["30.4 A 28nm 106.85TOPS\/W and 77.68TFLOPS\/W CIM Macro with Stage-Wise-Enabled Lossless Compressors Based on Sign-Bit-Embedded Transition-Counting-Lines for Edge-AI Devices"],"prefix":"10.1109","author":[{"given":"Lichen","family":"Feng","sequence":"first","affiliation":[{"name":"Xidian University,Xi'an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yunlong","family":"Liu","sequence":"additional","affiliation":[{"name":"Xidian University,Xi'an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lin","family":"Wu","sequence":"additional","affiliation":[{"name":"Xidian University,Xi'an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dong","family":"Li","sequence":"additional","affiliation":[{"name":"Xidian University,Xi'an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Xidian University,Xi'an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067260"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904738"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904646"},{"key":"ref4","first-page":"572","article-title":"A $3 \\text{nm}, 32.5 \\text{TOPS} \/ \\mathrm{W}, 55.0 \\text{TOPS} \/ \\text{mm} 2$ and $3.78 \\text{Mb} \/ \\text{mm} 2$ FullyDigital Compute-in-Memory Macro Supporting INT12 \u00d7 INT12 with a Parallel-MAC Architecture and Foundry 6T-SRAM Bit Cell","volume-title":"ISSCC","author":"Fujiwara","year":"2024"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454313"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904659"},{"key":"ref7","first-page":"126","article-title":"A 22 nm 832 Kb Hybrid-Domain Floating-Point SRAM In-MemoryCompute Macro with 16.2-70.2TFLOPS\/W for High-Accuracy AI-Edge Devices","volume-title":"ISSCC","author":"Wu","year":"2023"},{"key":"ref8","first-page":"132","article-title":"A 4 nm 6163-TOPS\/W\/b 4790-TOPS\/mm2\/b SRAM Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update","volume-title":"ISSCC","author":"Mori","year":"2023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2025.3538899"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731659"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731762"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830438"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409281.pdf?arnumber=11409281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T06:59:04Z","timestamp":1772607544000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409281\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409281","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}