{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T20:35:19Z","timestamp":1777581319394,"version":"3.51.4"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4402700"],"award-info":[{"award-number":["2023YFB4402700"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409284","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"216-218","source":"Crossref","is-referenced-by-count":0,"title":["A 14GHz Chopper-Refolding Sampling PLL Achieving 33.8$\\text{fs}_{\\text{rms}}$ and 80.8dBc Reference Spur with a kT\/C-Noise-Cancellation SPD"],"prefix":"10.1109","author":[{"given":"Yichen","family":"Liu","sequence":"first","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaosen","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2022.3166792"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3123827"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3358564"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3223629"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3225105"},{"key":"ref6","first-page":"338","article-title":"A 0.65V-VDD 10.4-to-11.8GHz Fractional-N Sampling PLL Achieving 73.8fsrms Jitter, \u2212271.5dB FoMN, and \u221261 dBc in-Band Fractional Spur in 40 nm CMOS","author":"Shen","year":"2025","journal-title":"ISSCC"},{"key":"ref7","first-page":"196","article-title":"A 76frms-Jitter and -65dBc- Fractional-Spur Fractional-N Sampling PLL Using a Nonlinearity-Replication Technique","author":"Shin","year":"2025","journal-title":"ISSCC"},{"key":"ref8","first-page":"164","article-title":"A $0.004 ~\\text{mm}^{2} 200 \\text{MS} \/ \\mathrm{S}$ Pipelined SAR ADC with kT\/C Noise Cancellation and Robust Ring-Amp","author":"Zhan","year":"2022","journal-title":"ISSCC"},{"issue":"12","key":"ref9","first-page":"3260","article-title":"A 13-bit $0.005-\\text{mm}^{2} 40-\\text{MS} \/ \\mathrm{s}$ SAR ADC with $\\text{kT} \/ \\mathrm{C}$ Noise Cancellation","volume":"55","author":"Liu","year":"2020","journal-title":"IEEE JSSC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3033271"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3268719"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063116"},{"key":"ref13","first-page":"294","article-title":"A 5.0-to-6.36 GHz Wideband-Harmonic-Shaping VCO Achieving $196.9 \\text{dBc} \/ \\text{Hz}$ Peak FoM and $90-\\text{to}-180 \\text{kHz}$ 1\/f3 PN Corner Without Harmonic Tuning","author":"Guo","year":"2021","journal-title":"ISSCC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/cicc63670.2025.10983692"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2013.2273823"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3383605"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3488277"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2025.3532504"},{"key":"ref19","first-page":"1","article-title":"A 24.6-to-30.6 GHz Magnetic-Isolated Sub-Sampling PLL with a FastLocking FLL Achieving 64.9fs jitter, \u2212253.3 dB FoMJ, and \u221269.1 dBc Reference Spur in 65nm CMOS","author":"Cao","year":"2025","journal-title":"IEEE CICC"},{"key":"ref20","first-page":"1","article-title":"A 22.4-25.6GHz Ping-Pong Sub-Sampling PLL Featuring Unified Supply Voltage and Balanced 2nd Harmonic Extraction Achieving 45.8fsrms Jitter and \u2212254.3 dB FoM","author":"Huang","year":"2025","journal-title":"IEEE CICC"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409284.pdf?arnumber=11409284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T19:45:00Z","timestamp":1777405500000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409284","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}