{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T14:11:20Z","timestamp":1772633480374,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409312","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"478-480","source":"Crossref","is-referenced-by-count":0,"title":["A 40.5-to-58.5GHz 36%-Fractional-Chirp-Bandwidth 18GHz-Absolute-Chirp-Bandwidth 2.2GHz\/\u03bcs-Chirp-Rate 0.02%-Chirp-Error Post-Mixing Bandwidth-Extending Sawtooth-FMCW Frequency Synthesizer Employing a Chirp-Tracking ILFT and a Fractional-Bandwidth Doubler"],"prefix":"10.1109","author":[{"given":"Yi","family":"Liu","sequence":"first","affiliation":[{"name":"HKUST,Hong Kong,China"}]},{"given":"Zixi","family":"Jing","sequence":"additional","affiliation":[{"name":"HKUST,Hong Kong,China"}]},{"given":"Wen","family":"Yang","sequence":"additional","affiliation":[{"name":"HKUST,Hong Kong,China"}]},{"given":"Hanlin","family":"Yang","sequence":"additional","affiliation":[{"name":"HKUST,Hong Kong,China"}]},{"given":"Bodong","family":"Zhang","sequence":"additional","affiliation":[{"name":"HKUST,Hong Kong,China"}]},{"given":"Howard Cam","family":"Luong","sequence":"additional","affiliation":[{"name":"HKUST,Hong Kong,China"}]}],"member":"263","reference":[{"key":"ref1","first-page":"198","article-title":"A 10 GHz FMCW Modulator Achieving $680 \\text{MHz} \/ \\mu \\mathrm{s}$ Chirp Slope and 150 kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform PiecewiseParabolic Digital Predistortion","author":"Tesolin","year":"2024","journal-title":"ISSCC"},{"key":"ref2","first-page":"200","article-title":"An 11GHz 2nd-order DPD FMCW Chirp Generator with 0.051% rms Frequency Error under a 2.3 GHz Chirp Bandwidth, $2.3 \\text{GHz} \/ \\mu \\mathrm{s}$ Slope, and 50 ns Idle Time in 65nm CMOS","author":"Wang","year":"2024","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3331519"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3123693"},{"key":"ref5","first-page":"146","article-title":"A 9-to-12GHz Coupled-RTWO FMCW ADPLL with 97fs RMS Jitter, $-120 \\text{dBc} \/ \\text{Hz}$ PN at 1 MHz Offset, and With Retrace Time of 12.5 ns and $2 \\mu ~\\mathrm{s}$ Chirp Settling Time","author":"Shanan","year":"2022","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2869097"},{"key":"ref7","first-page":"340","article-title":"An 11-to-16.4GHz, $3.4 \\text{GHz} \/ \\mu \\mathrm{s}$-Slope, 5.32 GHz -Chirp-Bandwidth, 0.043 %-RMS-Frequency-Error FMCW Digital PLL with Posterior-Segment DPD Featuring 5-Chirp-Cycle Convergence Time","author":"Yan","year":"2025","journal-title":"ISSCC"},{"key":"ref8","article-title":"A Cycle-Slip Compensated FMCW Digital PLL with Background BackTracking DPD","volume-title":"IEEE JSSC, Early Access","author":"Yan","year":"2025"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3129900"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3185160"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310232"},{"key":"ref12","first-page":"207","article-title":"A $74 \\text{GHz}-80 \\text{GHz} 1.2 \\text{GHz} \/ \\mu \\mathrm{s}$-Slope 20.9 mW FMCW Synthesizer with TDC-Gain-Independent Loop-Bandwidth Employing a TDC-Offset- Free Type-II Digital PLL and a Linearized Hybrid-Tuning DCO","author":"Liu","year":"2024","journal-title":"IEEE RFIC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3404263"},{"key":"ref14","first-page":"211","article-title":"A $4.25 \\text{GHz}-8.45 \\text{GHz} 67 \\%$-Chirp-Fractional-Bandwidth $-121.5 \\text{dBc} \/ \\text{Hz}$ PN@1MHz 88fs-Jitter FMCW Synthesizer with Bandwidth-Boosting and Phase-Noise-Cancellation Techniques","author":"Liu","year":"2024","journal-title":"IEEE RFIC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2017.2782762"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2893513"},{"key":"ref17","first-page":"347","article-title":"A 35.2-51.4 GHz Frequency-Tracking Injection-Locked Frequency Tripler Achieving >28.5dBc Harmonic Rejection Ratios, \u22127.3 dBm Output Power, and 4.3 dB Output Power Variation","author":"Jing","year":"2025","journal-title":"IEEE RFIC"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409312.pdf?arnumber=11409312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:28:54Z","timestamp":1772609334000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409312\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409312","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}