{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T13:57:21Z","timestamp":1772632641581,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409316","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"172-174","source":"Crossref","is-referenced-by-count":0,"title":["A 2nm Clock-Edge Architecture for Processor Clock-Power Reduction"],"prefix":"10.1109","author":[{"given":"Yimai","family":"Peng","sequence":"first","affiliation":[{"name":"Qualcomm,Raleigh,NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Yingling","sequence":"additional","affiliation":[{"name":"Qualcomm,Raleigh,NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Basma","family":"Hajri","sequence":"additional","affiliation":[{"name":"Qualcomm,Cork,Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Vachon","sequence":"additional","affiliation":[{"name":"Qualcomm,Raleigh,NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fikre","family":"Gebreyohannes","sequence":"additional","affiliation":[{"name":"Qualcomm,Cork,Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent","family":"Li","sequence":"additional","affiliation":[{"name":"Qualcomm,San Diego,CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ghanshyam","family":"Chhetri","sequence":"additional","affiliation":[{"name":"Qualcomm,Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keith","family":"Bowman","sequence":"additional","affiliation":[{"name":"Qualcomm,Raleigh,NC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tc.1981.1675811"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.58294"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.90071"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.210012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.285754"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/lpe.1996.547536"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.894168"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2005.844302"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/icicdt.2009.5166265"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2011.5937627"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3054744"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/lpe.2001.945391"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2009.2029116"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.2976773"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2023.3251286"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/access.2025.3560850"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2016.2587282"},{"key":"ref18","volume-title":"Electronic Circuit with Dual Edge Triggered Flip-Flop","author":"Llopis","year":"2000"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631329"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454421"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2025.3578413"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409316.pdf?arnumber=11409316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:04:29Z","timestamp":1772607869000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409316\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409316","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}