{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T14:11:17Z","timestamp":1772633477411,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409347","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"178-180","source":"Crossref","is-referenced-by-count":0,"title":["10.6 A Hybrid-Bonded 12.1Tops\/mm\n                    <sup>2<\/sup>\n                    5 6-Core DNN Processor with 2.5Tb\/s\/mm\n                    <sup>2<\/sup>\n                    3D Network on Chip"],"prefix":"10.1109","author":[{"given":"Phil C.","family":"Knag","sequence":"first","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregory K.","family":"Chen","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shanshan","family":"Xie","sequence":"additional","affiliation":[{"name":"Intel,Austin,TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satish","family":"Yada","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Shiang","family":"Lin","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Kashirin","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiemei","family":"Meng","sequence":"additional","affiliation":[{"name":"Intel,Austin,TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russell","family":"Criss","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ana Sonia","family":"Leon","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Tokunaga","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James W.","family":"Tschanz","sequence":"additional","affiliation":[{"name":"Intel,Hillsboro,OR"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2019.8778031"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2023.3307796"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2017.2654506"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2011.237"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2611497"},{"key":"ref6","first-page":"210","article-title":"A 3D Integrated Prototype System-on-Chip for Augmented Reality Applications Using Face-to-Face Wafer Bonded 7 nm Logic at <2\u03bcm Pitch with up to 40% Energy Reduction at Iso-Area Footprint","volume-title":"ISSCC","author":"Wu","year":"2024"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631513"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir65189.2025.11075006"},{"key":"ref9","article-title":"MLPerf Tiny Benchmark","author":"Banbury","year":"2021","journal-title":"Neural Information Processing Systems"},{"key":"ref10","volume-title":"Benchmark MLPerf Inference: Tiny | MLCommons V1.3 Results"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904578"},{"key":"ref12","first-page":"428","article-title":"3D V-Cache: the Implementation of a Hybrid-Bonded 64 MB Stacked Cache for a 7 nm x86\u201364 CPU","volume-title":"ISSCC","author":"Wuu","year":"2022"},{"key":"ref13","first-page":"462","article-title":"184QPS\/W 64 Mb\/mm2 3D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System","volume-title":"ISSCC","author":"Niu","year":"2022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454441"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454509"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454395"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454451"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904727"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409347.pdf?arnumber=11409347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:28:04Z","timestamp":1772609284000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409347","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}