{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T14:12:15Z","timestamp":1772633535004,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,15]],"date-time":"2026-02-15T00:00:00Z","timestamp":1771113600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,15]]},"DOI":"10.1109\/isscc49663.2026.11409350","type":"proceedings-article","created":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:50:24Z","timestamp":1772571024000},"page":"256-258","source":"Crossref","is-referenced-by-count":0,"title":["15.2 A 350mV Single-Rail SRAM Using a Custom-Logic-Bitcell in 2nm-CMOS-Nanosheet Technology for Mobile and Edge-AI Applications"],"prefix":"10.1109","author":[{"given":"Manish","family":"Trivedi","sequence":"first","affiliation":[{"name":"MediaTek,Bengaluru,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandipan","family":"Sinha","sequence":"additional","affiliation":[{"name":"MediaTek,Bengaluru,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Halli","sequence":"additional","affiliation":[{"name":"MediaTek,Bengaluru,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Girishankar","family":"Gurumurthy","sequence":"additional","affiliation":[{"name":"MediaTek,Bengaluru,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaswinder","family":"Singh","sequence":"additional","affiliation":[{"name":"MediaTek,Bengaluru,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Yuan","family":"Cheng","sequence":"additional","affiliation":[{"name":"MediaTek,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linchien","family":"Chen","sequence":"additional","affiliation":[{"name":"MediaTek,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeff","family":"Lin","sequence":"additional","affiliation":[{"name":"MediaTek,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hugh","family":"Mair","sequence":"additional","affiliation":[{"name":"MediaTek,Austin,TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"210","article-title":"A low-power and high-performance 10 nm SRAM architecture for mobile applications","volume-title":"ISSCC","author":"Clinton","year":"2017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185429"},{"key":"ref3","first-page":"200","article-title":"A 5 GHz 7 nm L1 cache memory compiler for high-speed computing and mobile applications","volume-title":"ISSCC","author":"Clinton","year":"2018"},{"key":"ref4","first-page":"308","article-title":"$5.6 \\text{Mb} \/ \\text{mm}^{2}$ 1R1W 8T SRAM arrays operating down to 560 mV utilizing small-signal sensing with charge-shared bitline and asymmetric sense amplifier in 14 nm FinFET CMOS technology","volume-title":"ISSCC","author":"Keane","year":"2016"},{"key":"ref5","first-page":"334","article-title":"A 6.2 GHz Single Ended Current Sense Amplifier (CSA) Based Compliable 8T SRAM in 7nm FinFET Technology","volume-title":"ISSCC","author":"Fritsch","year":"2021"},{"key":"ref6","article-title":"5GHz SRAM for High-Performance Compute Platform in 5 nm CMOS","volume-title":"IEEE CICC","author":"Mathur","year":"2022"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631403"},{"key":"ref8","first-page":"66","article-title":"A 280 mV -to-1.2V wide-operating-range IA-32 processor in 32 nm CMOS","volume-title":"ISSCC","author":"Jain","year":"2012"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2018.8502419"},{"key":"ref10","first-page":"340341","article-title":"A 5nm $5.7 \\text{GHz} {@} 1.0 \\mathrm{V}$ and $1.3 \\text{GHz} {@} 0.5 \\mathrm{V} 4 \\text{kb}$ Standard-Cell- Based Two-Port Register File with a 16T Bitcell with No Half-Selection Issue","volume-title":"ISSCC","author":"Fujiwara","year":"2021"}],"event":{"name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,2,15]]},"end":{"date-parts":[[2026,2,19]]}},"container-title":["2026 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408863\/11408946\/11409350.pdf?arnumber=11409350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:32:40Z","timestamp":1772609560000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,15]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isscc49663.2026.11409350","relation":{},"subject":[],"published":{"date-parts":[[2026,2,15]]}}}