{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:11:29Z","timestamp":1725570689781},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2003.1267713","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"43","source":"Crossref","is-referenced-by-count":1,"title":["CTL based DFT solution to accelerate design to test development for system on chip devices"],"prefix":"10.1109","author":[{"given":"S.","family":"Talluto","sequence":"first","affiliation":[]}],"member":"263","event":{"name":". 2003 International Symposium on System-on-Chip","acronym":"ISSOC-03","location":"Tampere, Finland"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8954\/28361\/01267713.pdf?arnumber=1267713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:27:50Z","timestamp":1489440470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1267713\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/issoc.2003.1267713","relation":{},"subject":[]}}